Full CMOS Single Supply PLC SoC ASIC with Integrated Analog Front-End

Chul Nam, Young-Gun Pu, Sang-Woo Kim, and Kang-Yoon Lee

Abstract—This paper presents a single supply PLC SoC ASIC with a built-in analog Front-end circuit. To achieve the low power consumption along with low cost, this PLC SoC employs fully CMOS Analog Front End (AFE) and several LDO regulators (LDOs) to provide the internal power for Logic Core, DAC and Input/output Pad driver. The receiver part of the AFE consists of Pre-amplifier, Gain Amplifier and 1 bit Comparator. The transmitter part of the AFE consists of 10 bit Digital Analog Converter and Line Driver. This SoC is implemented with 0.18 μm 1 Poly 5 Metal CMOS Process. The single supply voltage is 3.3 V and the internal powers are provided using LDOs. The total power consumption is below 30 mA at stand-by mode to meet the Eco-Design requirement. The die size is 3.2 x 2.8 mm².

Index Terms—Power line communication, PLC, full-CMOS, analog front end (AFE), LDO regulator, eco design

I. INTRODUCTION

Power line communication (PLC) presents a “No New wires” solution with the additional advantages of ubiquitous node availability, easy installation and above all, cost effectiveness. In PLC networks, alternating current (ac) power lines are used as a medium to send and receive discrete frequency-based control, monitoring and communication messages to run smart home services, exchange data and share high-speed internet access among multiple PCs and other services.

However, it is a fact that In-home low voltage power lines were not designed and never meant for data communication. With the recent advancement in the fields of very large scale integration (VLSI) and digital signal processing (DSP), the “Smart Home” dream has come true and the idea of establishing a PLC based home network has become a reality. Once a high speed power-line based home network is established, it becomes practical to control the entire home environment, even remotely establish its security, conserve energy, and convert it into really comfortable living [1].

The physical topology and properties of the home wiring, the appliances connected and the behavioral characteristics of the electric current itself all combine to pose numerous technological hurdles in the use of the power line as a networking medium.

For efficient and reliable communication over power lines, a robust physical (PHY) layer is required, which has clear and strong specifications for its source and channel coding, modulation and multiplexing techniques. Since CENELEC B band of 95~148.5 kHz causes relatively large noise interferences on the other frequency band in low band PLC [2], ZBUS power line Protocol [3] is preferred to use in this environment using a Chirp modulation [4]. ZBUS power line communication protocol is composed of 4 layers such as PHY, MAC, NETWORK and APP compared to Open System Interconnection (OSI) standardization.

Currently, the PLC modem ASIC in medium or high speed PLC is implemented by two chip solutions such as MAC and AFE [5]. The conventional AFE on printed circuit-board (PCB) [6] in low speed is still used in some applications. Both low and medium or high speed PLC modem is required to be one chip to save space and cost.
In this paper the low speed PLC SoC is presented with full CMOS AFE incorporated adopting the ZBUS power line protocol which has a carrier frequency of 95–125 kHz, a chirp modulation and data speed up to 1.2–7.2 kbps. By virtue of several internal LDO regulators, this SoC is capable of operating the 3.3 V single power supply in 0.18 um process. It also makes possible to meet the Eco Design requirement that the standby power consumption should be less 1 W.

II. PLC SoC Architecture

Fig. 1 shows the architecture of PLC SoC ASIC which consists of Logic Core in blue line, Analog Front End (AFE) in black dot line and Power Management block in red line.

The logic core block consists of 32bit CPU(EISC™) [7], Pin Multiplexer, Reset/Clock Controller, 3 Channel Timer, 2 Channel UART, TWI, GPIO, Interrupt Controller, WDT, I2S with ADPCM, SPI-Flash Controller, Memory Controller, 4KB SRAM, SPI and MODEM (including ECC, SYNC, MAC, and Modulator / Demodulator). The AFE includes Pre-Amplifier, Gain Amplifier, 1 bit ADC (Comparator) and 10 bit DAC. The power management is composed of Brown-out detector (BOD) and Low dropout regulator (LDO) for 3.3 V single power supply for the SoC. In particular, the 64 KB Flash memory is stacked on the SoC to use the program memory and register memory.

The input signal from the PLC line is interfaced with the AFE receiver through pre-filter and transformer and the output signal with 10 bit DAC through the Line driver by TDD (Time Division Duplex) method at the same time.

III. Building Blocks

1. Receiver

The receiving part consists of pre-amplifier, Gain amplifier and comparator (1 bit ADC). High voltage DC component in receiving signal is isolated by the transformer and high frequency component is removed by the pre-filter shown in Fig. 2.

The pre-amplifier is designed to accommodate the rail-to-rail input common mode voltage ranging from 0.1 V to 3.0 V by using complementary folded cascode structure as shown in Fig. 3 [8]. In order to gain the low input referred noise level about 10 $nV/\sqrt{Hz}$, the gain of the pre-amplifier is set 2–3.

The channel filter following the pre-amplifier as shown on Fig. 4 is a kind of band-pass filter using series...
Fig. 4. Band-pass channel filter.

and parallel resonator with bandwidth of 46 kHz and center frequency of 107 kHz.

The high frequency noise component outside the bandwidth is remarkably removed in this BPF as shown in Fig. 5.

In a low speed PLC, the comparator can be a kind of data converter. The comparator acts as 1 bit ADC having 1.5 mV input referred hysteresis.

The output of comparator is converted into the digital data to be processed in logic block.

Fig. 6 shows input and output signal of each block at receiver.

Fig. 5. (a) Receiving signal (b) channel filter output.

Fig. 6. (a) Pre-amplifier (b) gain amplifier (c) comparator input and output signal.

2. Transmitter

In transmitter, the 10 bits current steering DAC [9] is only part which is interfaced with the line driver as shown in Fig. 7. The DAC has current steering partially segmented 5+5 architecture. The full scale current (I_{full}) is up to 8.75 mA. The simulation result of INL and DNL shows in Fig 8.

The differential output is preferred to remove the common mode noise and reduce the mismatch between power lines.

Fig. 7. Transmitter.

Fig. 8. (a) INL (b) DNL of 10bit DAC.

The line driver outside can supply up to 1 A to the load line which equivalent impedance is several ohms. The performance of Receiver and transmitter is summarized in Table 1.

<table>
<thead>
<tr>
<th>Part</th>
<th>Block</th>
<th>Parameter</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rx</td>
<td>Pre-amplifier</td>
<td>Av</td>
<td>60 dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CMR</td>
<td>0.3-3 V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ηi</td>
<td>10 mV/√Hz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CMRR</td>
<td>100 dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PSRR</td>
<td>75 dB</td>
</tr>
<tr>
<td></td>
<td>Gain-Amplifier</td>
<td>Av</td>
<td>60 dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_{IN}</td>
<td>15 mV</td>
</tr>
<tr>
<td></td>
<td>Comparator</td>
<td>V_{OVS}</td>
<td>1.5 mV</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tpd</td>
<td>28 nsec</td>
</tr>
<tr>
<td>Tx</td>
<td>DAC</td>
<td>Resolution</td>
<td>10 bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ENOB</td>
<td>9 bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>I_{offs}</td>
<td>8.75 mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>INL</td>
<td>1 LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DNL</td>
<td>1 LSB</td>
</tr>
</tbody>
</table>

Note) ηi: Input referred noise, V_{IN}: Input offset voltage, V_{OVS}: Input referred hysteresis, tpd: propagation delay
3. Power Management

In order to operate under the single 3.3 V supply voltage, the SoC employs the independent 1.8 V LDO regulators [10] for the logic core, 10 bit DAC and crystal oscillator, respectively. Fig. 9 shows the power plan based on each regulator. The crystal oscillator uses the dedicated regulator to minimize the noise injection into power and ground lines. 10 bits DAC is designed with 1.8 V devices instead of 3.3 V devices so as to minimize the size and power consumption which is also required for 1.8 V regulator.

A 100 mA regulator is dedicated into the core logic block. The wide metal power ring is also routed around the core logic to reduce the IR drop. The driving capability of each LDO is summarized in Table 2.

The regulator is a kind of linear regulator using the Bandgap Reference (BGR) Circuit as the reference voltage in Fig. 10. The output voltage is determined simply as equation (1).

\[ V_{\text{out}} = V_{\text{bg}} \cdot \left(1 + \frac{R_1}{R_2}\right) \]  \hspace{1cm} (1)

where \( V_{\text{bg}} \) is the Bandgap reference voltage, that is 1.2 V.

In regulator, the external capacitor (\( C_{\text{EXT}} \)) is connected to guarantee the phase margin for the stability of regulator.

Brown-out detector (BOD) is designed to prevent the ASIC from malfunctioning due to the unstable power supply. As shown in Fig. 11 (a), as the power supply (VDD33) goes down and then V1 goes down and reach to the reference voltage, \( V_{\text{bg}} \), BOUT goes low to make that the CPU uses the reset signal.

Normally, V1 is a division voltage of resistors, \( R_1, R_2 \) and \( R_3 \) if \( R_{\text{on}} \) of MP is quite small compared with these resistors. That is

\[ V_1 = \frac{R_2 + R_3}{R_1 + R_2 + R_3} \cdot V_{\text{DD33}} \]  \hspace{1cm} (2)

The trigger voltage, \( V_{\text{tr}} \) at which BOUT goes low is determined by reference voltage, \( V_{\text{bg}} \)

\[ \frac{R_2 + R_3}{R_1 + R_2 + R_3} \cdot V_{\text{tr}} = V_{\text{bg}} \]  \hspace{1cm} (3)

By substituting equation (2) into equation (3),

\[ V_{\text{tr}} = V_{\text{bg}} \cdot \frac{R_1 + R_2 + R_3}{R_2 + R_3} = V_{\text{bg}} \cdot \frac{V_{\text{DD33}}}{V_1} \]  \hspace{1cm} (4)

Now that VDD33 and V1 are known, Vtr is calculated by equation (4). BOUT is triggered into low state at 2.7. Fig. 11 (b) shows the simulation result.

### IV. Experimental Results

This SoC ASIC was implemented by 0.18 µm 1 poly 5 Metal CMOS process. The chip area is 3200 x 2800 µm². AFE, 3 LDOs and 10 bit DAC are located on the left side
V. CONCLUSIONS

This paper presents the 3.3 V single power supply PLC SoC with a built-in CMOS analog Front End (AFE) suitable for the low speed PLC Communication.

Both internal LDO and CMOS AFE enable the SoC to increase the power efficiency and low power implementation. Particularly, the stand-by power consumption under 0.1 W meets the Eco design requirement [11] by reducing half of the discrete design.

Fig. 11. (a) Block diagram (b) Simulation Result of the Brown-Out Detector (BOD).

in chip microphotograph as shown in Fig. 12.

Fig. 13 shows PLC communication signal on power line. Table 3 summarizes the performance of chip.

Fig. 12. Chip Microphotograph.

Fig. 13. Receiving waveform on the power line.

ACKNOWLEDGMENTS

This work was supported by the Korea Research Foundation Grant funded by the Korean Government (MOEHRD, Basic Research Promotion Fund) (KRF-2006-331-D00409).

REFERENCES


---

Table 3.

<table>
<thead>
<tr>
<th>Supply Voltage</th>
<th>3.3 V</th>
</tr>
</thead>
<tbody>
<tr>
<td>PLC SoC</td>
<td>Power Consumption @standby</td>
</tr>
<tr>
<td>LDO</td>
<td>Drive Capability</td>
</tr>
<tr>
<td></td>
<td>Total static power</td>
</tr>
<tr>
<td>AFE</td>
<td>Power Consumption</td>
</tr>
<tr>
<td></td>
<td>RX gain Range</td>
</tr>
<tr>
<td></td>
<td>RX Power consumption</td>
</tr>
<tr>
<td></td>
<td>TX(DAC)power consumption</td>
</tr>
</tbody>
</table>


[7] ADCHIPS 32bit EISC Datasheet


Young-Gun Pu was born in Jeju, Korea. He received his B.S. and M.S. degree from the Department of Electronic Engineering at Konkuk University, Seoul, Korea, in 2006 and 2008, where he is currently working toward a Ph.D. degree in electronic engineering. His research interest is focused on CMOS fully integrated frequency synthesizers and oscillators and on transceivers for low-power mobile communication.

Sang-Woo Kim was born in Mokpo, Korea. He received his B.S. degree from the Department of Electronic Engineering at Konkuk University, Seoul, Korea, in 2008, where he is currently working toward a M.S. degree in electronic engineering. His research interest is focused on CMOS PLL / analog integrated circuit design for low power wireless application.

Chul Nam Received the BS degree from KAIST, Korea, in 1991 and the MS degree from Seoul National University, Korea, in 2001. From 1991 to 1997, he worked as Mixed analog ASIC engineer at Samsung Electronics. Since 2004, he has been with SiliconHarmony where he is now RF/Analog project leader. He is also a Ph.D student in Department of Electronics Engineering, KonKuk University.

Kang-Yoon Lee (M'03) was born in Jeongup, Korea, in 1972. He received his B.S., M.S. and Ph.D. degrees from the School of Electrical Engineering at Seoul National University, Seoul, Korea, in 1996, 1998, and 2003, respectively. From 2003 to 2005, he was with GCT Semiconductor Inc., San Jose, CA, where he was a Manager of the Analog Division and worked on the design of the CMOS frequency synthesizer for CDMA/PCS/PDC and single-chip CMOS RF chip sets for WCDMA, WLAN, and PHS. Since 2005, he has been with the Department of Electronics Engineering, Konkuk University, Seoul, where he is currently an Assistant Professor. His research interests include implementation of the CMOS RF transceiver, analog integrated circuits, and the analog/digital mixed-mode VLSI system design.