Performance evaluation on Fault Current Controller System for the Applications of Smart Grid

Jae Young Jang1, Woo Seung Lee1, Jiho Lee1, Young Jin Hwang1, Hyun Chul Jo1, Min Cheol Ahn2, Kyeon Hur1, Tae Kuk Ko1,*

1School of Electrical and Electronic Engineering, Yonsei University, Korea
2Department of Electrical Engineering, Kunsan National University, Gunsan

Received 14 March 2012; accepted 8 May 2012

Abstract—This paper presents simulation and small-scale experimental tests of a fault current controller. Smart fault controller as proposed and proven conceptually in our previous work is promising technology for the smart power grid where distributed and even stochastic generation sources are prevalent and grid operations are more dynamic. Existing protection schemes simply limiting the fault current to the pre-determined set values may not show best performance and even lead to coordination failures, potentially leading to catastrophic failure. Thus, this paper designs fault current controller with a full bridge thyristor rectifier, embedding a superconducting coil for which the controller is electrically invisible during normal operation because the loss due to the coil is near-zero. When a fault occurs and the resulting current through the superconducting coil exceeds a certain value set intelligently based on the current operating condition of the grid, the magnitude of the fault current is controlled to this desired value by adjusting the firing angles of thyristors such that the overall system integrity is successfully maintained. Detailed time-domain simulations are performed and lab-scale testing circuits are built to demonstrate the desired functionality and efficacy of the proposed fault current controller.

1. INTRODUCTION

To overcome many problems of the current electric power grid, Smart Grid is envisioned, and enabling components of the Smart Grid are being actively investigated. The Smart Grid, understood as the overlaying of a unified communications and control system on the existing power delivery infrastructure, has significant positive impact on enhancing the energy efficiency and the customer service in a variety of ways. Its advanced two-way communications infrastructure allows the information transfer or exchange necessary to monitor operating status of the components, faults and power quality. Utilities can also locate problematic areas, inform customers, and restore service more quickly. Increasing distributed generation (DG) is also one of the noteworthy characteristics of the Smart Grid. This paper is in particular focused on DG’s stochastic contribution to the fault current levels, which may possibly break the existing protection coordination for fault current and result in catastrophic grid failure. Note that existing protection devices operate with predetermined operating scenarios and may fail for the operating scenarios and the operating conditions not considered in the planning stage. Unpredictable nature of the emerging renewable energy and controllable loads may increase the complexity of the adequate protections. Fault current limiter must be an attractive solution to the increasing fault current levels. However, excessive limitation using fault current limiter (FCL), deterministic in nature, can delay the operation of the circuit breaker connected in series and harm the protection coordination. The Smart Grid requires more adaptive and intelligent protection scheme.

Motivated by the aforementioned situation, smart fault current controller (FCC) was proposed and its functional efficacy was conceptually proven in our earlier work. Unlike the FCL, FCC, employing a full bridge thyristor rectifier, maintains the fault current level at proper value by changing the firing angle of the thyristors [1]. By taking advantage of the advancing IT technology, system operators should be able to monitor the grid status accurately and make informed-decisions promptly for ensuring the system security. The control center should be informed on the adequate fault current levels at the critical locations where FCCs are deployed, and update the proper firing angle online. When a fault occurs, firing angle gate signals are applied to the relevant FCC and the fault current is regulated to the target current value and maintains the system integrity.

In this paper, a small scale FCC system is designed using a full bridge thyristor rectifier including a superconducting coil, and a thyristor control circuit. We perform short circuit tests simulating fault conditions, and verify its functional feasibility. The test results are compared with the simulation results and by doing these comparison, we verify feasibility of the FCC. It should be noticed that the goal of this paper is to perform small scale short circuit test and verify correct operation of the FCC circuit. Control and operations strategies are beyond the scope of this paper.

2. OPERATING PRINCIPLE AND STRUCTURE OF FCC

FCC consists of a full bridge thyristor rectifier embedding a superconducting coil, a thyristor control}
circuit which outputs the gate pulse signals when a fault occurs. Fig.1 presents the schematic of FCC system. Before fault occurs, applied firing angle is zero and superconducting coil current is rectified through two thyristors, two diodes and large inductor fabricated by a superconducting coil. Therefore, AC loss at the superconducting coil is nearly zero [2]. After fault occurs at the grid, load is separated from the grid and fault current increases. The current transformer (CT) sensor installed at the superconducting coil detects the fault current and the phase angle control IC outputs the specific firing angle gate pulses to thyristor 1 and thyristor 2 alternatively. That is, phase angle control IC outputs the gate pulse to thyristor 1 at \( \alpha = \pi + \alpha \) and thyristor 2 at \( \alpha = \pi + \alpha \). Therefore, thyristor 1 is turned on at \( \alpha = \pi + \alpha \) and thyristor 2 is turned on at \( \alpha = \pi + \alpha \). The differential equation which represents fault state is as follows.

\[
L \frac{di_L}{dt} + R_i E = V_m \sin(\alpha t) \quad \text{for} \quad \alpha < \omega t < \pi + \alpha \quad (1)
\]

The complete response of this equation is,

\[
i_L = \frac{V_m}{Z} \sin(\alpha t - \theta) + Ke^\frac{R_i}{L} \sin(\alpha - \theta) \quad \text{for} \quad \alpha < \omega t < \pi + \alpha \quad (2)
\]

where, \( i_L \) is the fault current, \( \alpha \) is the thyristor firing angle, \( V_m \) is the magnitude of the input AC voltage, \( R \) is the resistance and \( L \) is the inductance of the superconducting coil [3]. From the equation (1) and (2), we verify the relationship between the firing angle and fault current. That is, fault current is adjusted by controlling the firing angle of the thyristors. Then, we can set up the proper firing angle which maintains the fault current at target value.

To prevent drastic increase of the fault current at first half cycle, large inductor is required in the FCC system. However, large inductor fabricated by the normal conductor leads to the huge joule heating and voltage drop. To solve this problem, superconducting coil is required because it can prevent the sudden increase of the fault current without joule heating loss. In this research, the high temperature superconducting (HTS) coil is employed to function as a large inductor.

3. EXPERIMENTAL SETUP

In this research, we perform the FCC short circuit tests. To operate the FCC correctly, thyristor control circuit and superconducting coils are required. Experimental setups of these two components are introduced below.

3.1. The thyristor control circuit

To apply the gate pulse signal to thyristor with respect to the specific firing angle automatically, thyristor control circuit is needed. Fig. 2 shows the flow chart of the control circuit algorithm and Fig. 3 presents the whole control circuit diagram. Table 1 summarizes the model numbers of all devices used for designing the control circuit.

![Fig. 1. Schematic diagram of FCC.](image1)

![Fig. 2. Flow chart of the FCC control circuit.](image2)

![Fig. 3. Schematic for FCC control circuit.](image3)

<table>
<thead>
<tr>
<th>TABLE I</th>
</tr>
</thead>
<tbody>
<tr>
<td>DEVICE</td>
</tr>
<tr>
<td>Comparator</td>
</tr>
<tr>
<td>D Flip-Flop</td>
</tr>
<tr>
<td>Multiflexer</td>
</tr>
<tr>
<td>Phase Control IC</td>
</tr>
<tr>
<td>Bipolar Junction Transistor</td>
</tr>
<tr>
<td>Thyristor</td>
</tr>
<tr>
<td>Diode</td>
</tr>
</tbody>
</table>

Thyristor control circuit is composed of phase control IC, CT, comparator, D flip-flop, multiflexer (MUX) and Bipolar junction transistor (BJT). Thyristor control algorithm is as follows. By using the CT, current at grid is measured as voltage signal and this signal is compared with
reference signal which means reference fault current. If CT output is larger than reference signal, comparator outputs 5V and this means that fault occurs. Comparator output is connected with D flip-flop. Due to the D flip-flop, fault state can be maintained. MUX has two source inputs and control inputs. One source input means zero degree and the other input means specific firing angle. Then, D flip-flop output determines the control voltage of the MUX. Based on the truth table, MUX selects output. That is, MUX outputs the zero degree before fault and the specific firing angle after fault. Output of the MUX which means the gate firing angle is control input of the Phase control IC.

This device outputs the gate pulse to the thyristors with respect to the gate firing angle. BJT is connected to the phase control IC output and amplifies the gate pulse. Pulse transformer insulates the control circuit from the thyristor.

3.2. Superconducting Coil

To prevent sudden increase of the fault current, HTS coil is required. HTS coil consists of the 3 pancake coils connected in parallel and each pancake coil is wound with BSCCO tape. The fabricated 3 pancake coils are stacked each other and the magnetic field generated by each coil is mutually linked. By doing this, total coil inductance can be maintained as the single coil inductance despite the 3 coils were connected in parallel. The inner radius of a pancake coil bobbin is 54 mm and the number of turns is 50. The total inductance of HTS coil is 0.1 mH. Fig. 4 shows the fabricated HTS coil.

4. EXPERIMENTS AND ANALYSIS

To verify the feasibility of the FCC system, short circuit tests with respect to the phase angle are performed. Test circuit diagram is presented in Fig. 5. When a fault occurs, fault switch (SW) is closed and load is separated from the AC Power Supply (P/S). Therefore, large current is applied to the FCC.

Note again that the purpose of the FCC is to maintain the fault current at proper level under the dynamic operating conditions where the fault current level changes. Thus, we perform the short circuit tests by varying the line resistance. Table 2 shows the specifications of the short circuit tests. To verify the FCC system, proper phase angle of the thyristor is pre-calculated through the Simulink simulation as presented in Fig. 6. Then, short circuit test of the FCC is conducted by using the calculated phase angles obtained through the simulation. Simulation results demonstrate the

![Fig. 5. Circuit diagram of the FCC short circuit test.](image)

![Fig. 6. Simulation model of the FCC.](image)

![Fig. 7. Calculated peak current data at 6-cycle after fault through simulation.](image)

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage</td>
<td>30 Vpeak, 60 Hz</td>
</tr>
<tr>
<td>Line resistance</td>
<td>0.25 Ω, 0.5 Ω</td>
</tr>
<tr>
<td>Load resistance</td>
<td>5Ω</td>
</tr>
<tr>
<td>Phase angle</td>
<td>0°, 60°, 100°, 115°, 130°, 145°, 160°, 180°</td>
</tr>
</tbody>
</table>

Fig. 4. Schematics of the fabricated HTS coil.

Fig. 7. Calculated peak current data at 6-cycle after fault through simulation.

Functional feasibility of the FCC. Fig. 7 shows the calculated peak current at 6-cycle after the fault with respect to the phase angle. To reduce the fault current to 25 A, phase angle of the FCC should be 130° and 145° for the line resistance of 0.5 Ω and 0.25 Ω, respectively. Based on the simulation results, short circuit experiments are carried out. Fig. 8 provides the fault current waveform at 0.5 Ω with respect to the phase angle.
Fig. 8. Fault current waveform when phase angle is (a) 0°, (b) 60°, (c) 115°, (d) 160°.

As clarified in Fig. 9, fault current converges to 25 A for those two cases (130° at 0.5 Ω, 145° at 0.25 Ω).

The whole graph which shows relation between the peak current and phase angle through both simulation and experiment is shown at Fig. 10. From Fig. 10, similarity between the simulation result and experiment result was confirmed.

From Fig. 8, it is verified that the current waveform is more distorted and reduced as phase angle increase.

Fig. 9. Fault current waveform of (a) 130° at 0.5 Ω, (b) 145° at 0.25 Ω.

However, first peak fault current is not limited because of detecting time of the control circuit. Fig. 9 shows that both current waveform at 6-cycle after fault of two cases converge to 25 A, though first peak current of two cases are different.

This means that fault current can be reduced to the target value under the different conditions and experimental results are almost same with the simulation results. Through these results, we can verify the controllability and feasibility of the FCC system.

5. CONCLUSION

As a new method of dealing with fault currents, FCC employing the superconducting coil was proposed. FCC control the fault current by adjusting the phase angle of the thyristor. From the simulation and experimental results performed by us, we can verify that the fault current is reduced to the target value according to the phase angle calculated by simulink simulation.

For the practical use of FCC system, it is needed to develop the auto controller which monitors all parts of the power grid and predicts the fault current and proper phase angle of the FCC to control the fault current. We confirmed the feasibility of proposed FCC system in this paper.

ACKNOWLEDGMENT

This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MEST) (No. 2011-0020401).

REFERENCES