Reduction of Components in Cascaded Transformer Multilevel Inverter Using Two DC Sources

M. R. Banaei†, E. Salary*, R. Alizadeh* and H. Khounjahan*

Abstract – In this paper a novel cascaded transformer multilevel inverter is proposed. Each basic unit of the inverter includes two DC sources, single phase transformers and semiconductor switches. This inverter, which operates as symmetric and asymmetric, can output more number of voltage levels in the same number of the switching devices. Besides, the number of gate driving circuits is reduced, which leads to circuit size reduction and lower power consumption in the driving circuits. Moreover, several methods to determination of transformers turn ratio in proposed inverter are presented. Theoretical analysis, simulation results using MATLAB/SIMULINK and experimental results are provided to verify the operation of the suggested inverter.

Keywords: Determination of transformers turn ratio, Cascaded multilevel converter, Reduction of components

1. Introduction

Multilevel inverters are nowadays the preferred choice for high-voltage and high-power applications in industry. Recently, multilevel inverters have been widely applied in several industries such as motor drives, energy conversion, compensation device and etc [1-5].

In particular, multilevel inverters allow the operation at higher dc voltages using semiconductor switches connected in series and produce voltage waveforms with better harmonic profile than conventional two-level inverters.

There are several types of multilevel inverters; cascaded H-bridge [6-8], neutral-point-clamped, flying capacitor [9-11], and the others [12-14]. Particularly, cascaded H-bridge inverters have been focused in these topologies because of the modularity and the simplicity [8]. Cascaded H-bridge inverters can also increase the number of output voltage levels easily by increasing the number of H-bridges.

However, if the number of output voltage levels is increased, the number of switching devices is also increased which makes a multilevel inverter more complicated. However, the cascaded H-bridge type multilevel inverter has a disadvantage that the independent DC-link voltage needs to be provided by each H-bridge separately. To reduce the number of independent DC sources, methods were introduced in recent years [15].

In this paper, a multilevel inverter using two DC voltage sources, single phase transformers and semiconductor switches is proposed. The number of switching devices and DC voltage sources of the proposed inverter is reduced.

Capacitors, batteries, and other DC voltage sources can be used as the voltage sources of the proposed inverter. Therefore, the proposed multilevel inverter can be applied to grid connected photovoltaic, fuel cell and etc systems. Proposed inverter can operate as symmetric or asymmetric converter. Single phase transformers are used in proposed topology therefore it can be used for high or medium voltage distribution system, as they require transformers to increase the inverter output voltage at the distribution level.

In section 2, the circuit topology of the proposed inverter is introduced. In section 3, the operation and application of the inverter is described. Simulation results are shown in section 4. In section 5 the experimental results are shown.

2. Proposed multilevel Inverter

The cascaded H-bridge type multilevel inverter has a disadvantage that the independent DC-link voltage needs to be provided by each H-bridge separately. To reduce the number of independent DC sources the cascaded transformer inverter with two DC sources (CTITS) structure is proposed. In multilevel inverter topologies, the required number of power devices depends on the output voltage level. However, increasing the number of voltage levels increases the number of components and increasing the number of components increases the inverter circuit size, cost, installation area and control complexity. By the proposed circuit configuration, a number of switches and DC sources can be reduced. This topology has much significance for higher rated converters used for high or medium voltage distribution system, as they require transformers to increase the inverter output voltage at the desired level.
Fig. 1 shows the circuit topology of the proposed inverter. This structure is made of two DC voltage sources and several single phase inverters. Fig. 2 shows the suggested basic unit for a single phase inverter. The basic unit shown in Fig. 2 can be cascaded as shown in Fig. 1.

Two DC voltage sources feed all basic units and are the same. The basic unit consists of a single phase transformer and three switches. Table 1 indicates the values of $V_{ol}$ for states of switches $S_1$-$S_3$. The proposed multilevel converter requires unidirectional and bi-directional switches. The bi-directional switches with capability of blocking voltage and conducting current in both directions are needed in CTITS. There are several arrangement can be used to create such a bi-directional switch. The common emitter anti-parallel IGBT with diode pair arrangement shown in Fig. 3 has been used in this paper. This bi-directional switch arrangement consists of two diodes and two IGBT.

![Fig. 1. Proposed cascaded topology.](image)

In CTITS with $n$ basic unit (or $n$ transformer), always $n$ switches must be turned on in different modes of converter operation but in conventional cascaded H-bridge multilevel inverters with $n$ DC voltage source, number of on state switches is $2n$. Imagine on-state voltage drop of one IGBT is considered $V_D$. We can talk on-state voltage drop of CTITS is lower than cascaded H-bridge multilevel inverters.

![Fig. 2. Configuration of basic unit.](image)

In CTITS, the number of switches is reduced and each switch requires one gate driver. Reduction of gate driver is obtained with reduction of switches number. One type of gate driver circuit has been shown in Fig. 3.

![Fig. 3. Bi-directional switch and one type gate driver circuit.](image)

Output phase voltage of proposed inverter is achieved by summing the output voltages of basic units. Output phase voltage is obtained by:

$$V_o = V_{o1} + V_{o2} + \ldots + V_{on}$$  \hspace{1cm} (1)

The maximum output voltage ($V_{omax}$) of cascade topology is:

$$V_{omax} = \sum_{i=1}^{n} \frac{N_{i2}}{N_{i1}} V_{dc}$$  \hspace{1cm} (2)

The amplitude of the output voltage is determined by the input DC voltage source and the turn ratio of the transformers. CTITS can operate in symmetric or asymmetric state to obtain uniform step voltage. To provide a large number of output steps without increasing the number of components, asymmetric multilevel converters can be used. In CTITS to obtain asymmetric multilevel converters turn ratio of transformers are selected in different value. Several strategies can be used for determination of transformers turn ratio in CTITS.

Number of components, voltage and current rating of semiconductor switches and on-state voltage drops of switches are basic problems that influence on volume, efficiency, control and cost in multilevel converters. Voltage and current ratings of the switches in a multilevel inverter affect on the cost and realization of the multilevel

<table>
<thead>
<tr>
<th>State</th>
<th>on switches</th>
<th>$V_{ol}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>$S_1$</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>$S_1$</td>
<td>$\frac{N_{i2}}{N_{i1}} V_{dc}$</td>
</tr>
<tr>
<td>3</td>
<td>$S_2$</td>
<td>$\frac{N_{i2}}{N_{i1}} V_{dc}$</td>
</tr>
</tbody>
</table>

**Table 1.** $V_{ol}$ for states of switches in basic unit.
Reduction of Components in Cascaded Transformer Multilevel Inverter Using Two DC Sources

In the cascaded H-bridge multilevel inverters, the voltage standing on switches or PIV for switches is given by the following equation:

\[ PIV_{sw,j} = V_i \]  \hspace{1cm} (3)

\( PIV_{sw,j} \) is switch PIV that put on in \( i \) th H-bridge cell and \( V_i \) is voltage sources of \( i \) th H-bridge cell. In symmetric cascaded H-bridge multilevel inverters, DC voltage sources of all H-bridge cells are the same \( (V_i = V_{dc}) \) so:

\[ PIV_{sw} = V_{dc} \]  \hspace{1cm} (4)

In asymmetric state, DC voltage sources of all H-bridge cells are not the same so switches PIV in different H-bridge cells are not the same and PIVs are affected by DC sources selection algorithms. In CTITS, a switch PIV in asymmetric state is the same as symmetric state.

In asymmetric multilevel converters the number of switches is reduced and any level of voltage is produced with less number of switches, therefore voltage drop of asymmetric multilevel converters topologies is less than symmetric inverters.

2.1 Determination of transformers turn ratio in CTITS

In the following, we propose six methods for determination of transformers turn ratio for \( n \) cascaded basic units. Existence of different algorithm to determine transformers turn ratio gives freedom action to designer for design multilevel inverter.

In all method suppose that:

\[ N_{i1} = p , \quad N_{i2} = q , \quad i = 1, 2, 3, ..., n \]  \hspace{1cm} (5)

2.1.1 First method

If all turn ratios of transformers are the same, the inverter is known as symmetric multilevel inverter. The maximum number of phase voltage levels is given by:

\[ m = 2n + 1 \]  \hspace{1cm} (6)

\( n, m \) are the number of transformer(or basic units) and the maximum number of levels of phase voltage, respectively. The maximum output voltage \( (V_{O\text{max}}) \) is:

\[ V_{O\text{max}} = n \frac{q}{p} V_{dc} \]  \hspace{1cm} (7)

2.1.2 Second method

In the second algorithm to obtain uniform step AMC, the turn ratio of the transformers are proposed to be chosen according to a geometric progression with a factor of three or Trinary algorithm. In Trinary algorithm, the turn ratios of the transformers are chosen according to the following equations:

\[ N_{i2} = 3^{i-1} q , \quad i = 2, 3, ..., n \]  \hspace{1cm} (8)

Maximum number of output voltage levels is given by:

\[ m = 3^n \]  \hspace{1cm} (9)

Maximum output voltage is:

\[ V_{O\text{max}} = \frac{(3^n - 1) q}{2} V_{dc} \]  \hspace{1cm} (10)

2.1.3 Third method

The third method for determination of the turn ratio of the transformers is in progression with a factor of two (Binary).

\[ N_{i2} = 2^{i-1} q , \quad i = 2, 3, ..., n \]  \hspace{1cm} (11)

Maximum number of output voltage levels and maximum output voltage are:

\[ m = 2^{n+1} - 1 \]  \hspace{1cm} (12)

\[ V_{O\text{max}} = (2^n - 1) \frac{q}{p} V_{dc} \]  \hspace{1cm} (13)

2.1.4 Fourth method

In the fourth method, the turn ratio of the transformers is suggested to be chosen according to the following equations:

\[ N_{i2} = 2q , \quad i = 2, 3, ..., n \]  \hspace{1cm} (14)

The maximum number of output voltage levels is given as:

\[ m = 4n - 1 \]  \hspace{1cm} (15)

Maximum output voltage is:

\[ V_{O\text{max}} = (2n - 1) \frac{q}{p} V_{dc} \]  \hspace{1cm} (16)

2.1.5 Fifth method

In the fifth algorithm, the turn ratio of the transformers is chosen as bellow:
\[ N_{22} = 2q, N_{ij} = 7N_{(i-2)j}, i = 3, 4, \ldots, n \]  

(17)

The maximum number of output voltage levels can be determined as:

\[ m = \frac{7^n}{2} n \text{ is even} \]  

(18)

\[ m = \frac{(7^n)^{\frac{1}{2}} - 1}{2} + 2(7^{(n-1)^{\frac{1}{2}}} - 1) + 3 \text{ is odd} \]  

(19)

Maximum output voltage is:

\[ V_{\text{Omax}} = \frac{(7^n)^{\frac{1}{2}}}{2} - 1 \quad \text{if } m \text{ is even} \]  

(20)

\[ V_{\text{Omax}} = \frac{(7^{(n-1)^{\frac{1}{2}}} - 1)}{2} + 2(7^{(n-1)^{\frac{1}{2}}} - 1) \quad \text{if } m \text{ is odd} \]  

(21)

2.1.6 Sixth method

In the sixth algorithm, the turn ratio of the transformers is given by following equation.

\[ N_{22} = 3q, N_{ij} = 7N_{(i-2)j}, i = 3, 4, \ldots, n \]  

(22)

The maximum number of output voltage levels and maximum output voltage can be calculated as:

\[ m = \frac{4}{3} (7^n)^{\frac{1}{2}} - 1 + 1 \quad n \text{ is even} \]  

(23)

\[ m = \frac{(7^{(n+1)^{\frac{1}{2}}} - 1)}{2} + 7^{(n+1)^{\frac{1}{2}}} \quad n \text{ is odd} \]  

(24)

\[ V_{\text{Omax}} = \frac{4}{6} (7^n)^{\frac{1}{2}} - 1 \quad \text{if } m \text{ is even} \]  

(25)

\[ V_{\text{Omax}} = \frac{(7^{(n+1)^{\frac{1}{2}}} - 1)}{2} + \frac{7^{(n+1)^{\frac{1}{2}}} - 1}{2} \quad \text{if } m \text{ is odd} \]  

(26)

3. Operation of CTITS

Fig. 4 shows proposed topology with three basic units. The magnitude of each voltage source (\( V_{dc} \)) is considered 50 V. Here, turn ratio of transformers are selected according to first method (all turn ratio of transformers are the same). Operation of multilevel converters depends on the modulation methods. There are several modulation strategies for multilevel converters. Several modulation techniques have been proposed for cascaded multilevel inverters. Modulation techniques for cascaded multilevel inverters are usually an extension of the two level modulations [12-17].

![Proposed topology with three basic units.](image)

According to its switching frequency they can be classified as: fundamental switching and high switching frequency. According to high switching frequency different algorithm are introduced in recent years [16].

Among these methods, the most common used is the multi-carrier sub-harmonic pulse width modulation (MCSHPWM). The principle of the MCSHPWM method is based on a comparison of a sinusoidal reference waveform, with shifted carrier triangular (or DC) waveforms. Operation of 7-level CTITS has shown in Fig. 5. In the other hand, Fig. 5 shows relation between input signals of switches gate (switching) and output waveform of voltage. From comparison among sine wave and DC waves seven pulses are created. These pulses are used to switching with notice to lookup table of multilevel switching. Lookup table of 7-level CTITS is shown in table 1. For example if sine wave greater than second carrier and lower than third carrier then P2 is created and this pulse for production of second level is given to S1, S4 and S9. In Fig. 5(b), Z indicates to zero level, P1, P2and P3 indicate to positive levels and N1, N2and N3 indicate to negative levels. Fig. 5(c) shows gate signals of switches. Output voltage is shown in Fig. 5(d).

### Table 1. Look up table of switching.

<table>
<thead>
<tr>
<th>Output voltage</th>
<th>S1</th>
<th>S2</th>
<th>S3</th>
<th>S4</th>
<th>S5</th>
<th>S6</th>
<th>S7</th>
<th>S8</th>
<th>S9</th>
</tr>
</thead>
<tbody>
<tr>
<td>+3 V_{dc}</td>
<td>on</td>
<td>off</td>
<td>off</td>
<td>on</td>
<td>off</td>
<td>off</td>
<td>on</td>
<td>off</td>
<td>off</td>
</tr>
<tr>
<td>+2 V_{dc}</td>
<td>on</td>
<td>off</td>
<td>off</td>
<td>on</td>
<td>off</td>
<td>off</td>
<td>on</td>
<td>off</td>
<td>off</td>
</tr>
<tr>
<td>+V_{dc}</td>
<td>on</td>
<td>off</td>
<td>off</td>
<td>on</td>
<td>off</td>
<td>off</td>
<td>on</td>
<td>off</td>
<td>off</td>
</tr>
<tr>
<td>0</td>
<td>off</td>
<td>off</td>
<td>on</td>
<td>off</td>
<td>off</td>
<td>on</td>
<td>off</td>
<td>on</td>
<td>off</td>
</tr>
<tr>
<td>-V_{dc}</td>
<td>off</td>
<td>off</td>
<td>off</td>
<td>on</td>
<td>off</td>
<td>off</td>
<td>on</td>
<td>off</td>
<td>off</td>
</tr>
<tr>
<td>-2 V_{dc}</td>
<td>off</td>
<td>off</td>
<td>off</td>
<td>on</td>
<td>off</td>
<td>off</td>
<td>on</td>
<td>off</td>
<td>off</td>
</tr>
<tr>
<td>-3 V_{dc}</td>
<td>off</td>
<td>off</td>
<td>off</td>
<td>on</td>
<td>off</td>
<td>off</td>
<td>on</td>
<td>off</td>
<td>off</td>
</tr>
</tbody>
</table>
3. Simulation results

Several strategies can be used for determination of transformers turn-ratio in CTITS. In the previous section operation of symmetric CTITS has been shown. To evaluate the expected performance of the CTITS in the generation of a desired output voltage waveform, a prototype is simulated based on the proposed topology according to that one shown in Fig. 4. The simulation results carried out by MATLAB/SIMULINK. Here among determination transformers turn-ratio methods, second method is selected. If the turn-ratio of transformers is chosen as 1:1, 1:3 and 1:9, this circuit can generate twenty seven level voltages. In this simulation, $V_{dc}=1$ pu and output frequency is 50Hz.

The output voltages of single phase transformers are shown in Fig. 6(a), 6(b) and 6(c). Output phase voltage of CTITSinverter is achieved by summing the output voltages of basic units. The output voltage waveform and harmonic spectrum of output voltage are shown in Fig. 7(a) and 7(b), respectively. The CTITS has twenty seven-level voltages per phase with the fewest components. Total harmonic distortion (THD) of output voltage is as low as 5%. It can be observed from the harmonic spectrum of voltages that, presented topology is effective to meet low harmonic level.

Fig. 5. Operation of 7-level CTITS: (a) modulation waveforms; (b) switching pulses; (c) gates signals; (d) output phase voltage.

Fig. 6. Output voltage of inverter modules.
4. Experimental results

To verify the performance of the proposed inverter experimentally, a prototype has been built in the laboratory scale. In order to validate the proposed concept, the inverter of Fig. 4 was constructed and tested in the 27-level mode.

To get 27 output voltage levels of the inverter, the ratio of transformers is arranged as second method (Trinary). The turn ratios of the transformers are set to 12:12, 12:36 and 12:108. The DC sources were supplied by two battery sources that they have a voltage of 10V. This multilevel generates staircase waveform with maximum 130 V and 50 Hz in no load state. The common MOSFET with internal anti-parallel diodes has been used in prototype. The bidirectional switch arrangement consists of two diodes and two MOSFETs. The MOSFETs are the types IRFP460 with voltage and current ratings equal to 500V and 10 A, respectively. The ATMEGA32-8PT microcontroller by ATMELL company has been used to generate the switching patterns and the opto coupler TLP521-1 is used to drive switches. Fig. 8 shows the photo of experimental prototype of proposed inverter.

Fig. 9 shows the output voltage of different inverter modules in no load state. As shown in Fig. 9 the input voltage of each inverter has negative, positive or zero values and there is not any problem about transformer saturation. Fig. 10 shows the output voltage of proposed inverter.

As it can be seen, the results verify the ability of CTITTS in generation of desired output voltage. When the load is a series R–L with resistance 130 Ω and inductance(90 mH,
Reduction of Components in Cascaded Transformer Multilevel Inverter Using Two DC Sources

Fig. 11. Measured output voltage, 5*10 volt/div and load resistant voltage (current), 2*10 volt/div

25 Ω, respectively measured output voltage and resistant voltage (current) have been shown in Fig. 11. The voltage magnitude of DC sources is equal to 7 V. With three basic units per phase, however, symmetric CTITS generates only 7 voltage levels that is shown in previous section and a Trinary CTITS generates 27-levels in each phase. The more output voltage levels in multilevel inverters caused, the more nearly a sinusoidal waveform can be synthesized. Thereby, with the Trinary topology, total harmonic distortion (THD) can be reduced greatly.

5. Conclusions

This paper proposed a cascaded multilevel inverter employing low-frequency single-phase transformers and two DC input power source. The proposed circuit configuration can reduce a number of switches and DC sources compared with conventional cascaded H-bridge multilevel inverters. Six methods for determination of transformers turn ratio for $n$ cascaded basic units have been introduced in this paper. This object gives freedom action to designer for design multilevel inverter. The performance of the proposed multilevel inverter has been verified by simulation and measurement results.

Acknowledgment

This research has been supported by a Grant/research fund number 217/s/1010 from Azarbaijan University of TarbiatMoallem.

References


Mohamad Reza Banaei was born in Tabriz, Iran. He received his M.Sc. degree from the Poly Technique University of Tehran, Iran, in control engineering in 1999 and his Ph.D. degree from the electrical engineering faculty of Tabriz University in power engineering in 2005. He is an Associate Professor in the Electrical Engineering Department of Azarbaijan University of Tarbiat Moallem, Iran, which he joined in 2005. His main research interests include the power electronics, renewable energy, modeling and controlling of FACTS and Custom Power devices and power systems dynamics.

Ebrahim Salary was born in Khoram Abad, Iran. He received his B.S. degree in power electrical engineering from Dezful Azad University, Dezful, Iran, in 2004 and his M.S. degree from Tarbiat Moallem University of Azarbaijan, Tabriz, Iran, in 2010. His main research interests are power electronics, power quality improvement and renewable energy.

Raminalizadeh was born in Tabriz, Iran, 1986. He received his B.S. degree from the electrical engineering faculty of Tabriz University, Tariz, Iran, in power electrical engineering in 2009. He is graduate student in Azarbaijan-Shahid-Madani University, Tabriz, Iran. His main research interests include power electronics, power systems and renewable energy.

Hossein Khounjahan was born in Meshkinshar, Iran, in 1981. He received his B.S. degree in power electrical from Azarbayjan Jame University, Tabriz, Iran, in 2007 and he received his M.S. degree in Azarbaijan Shahid-Madani University, Tabriz, Iran, in 2012. His main research interests are power electronics, power systems and renewable energy.