Miniaturization of Embedded Bandpass Filter in LTCC Multilayer Substrate for WiMAX Applications

Younseok Cho¹ and Seyeong Choi²*, Member, KIICE
¹Center for Advanced Electric Applications, Wonkwang University, Iksan 570-749, Korea
²Department of Information and Communication Engineering, Wonkwang University, Iksan 570-749, Korea

Abstract
A compact radio frequency (RF) bandpass filter (BPF) in low temperature co-fired ceramic (LTCC) is suggested for WiMAX applications. The center frequency ($f_0$) of the BPF is 5.5 GHz and its pass band or 3-dB bandwidth is 700 MHz to cover all the three major bands, low and middle unlicensed national information infrastructure (U-NII; 5.15–5.35 GHz), World Radiocommunication Conference (5.47–5.725 GHz), and upper U-NII/industrial, scientific, and medical (ISM) (5.725–5.85 GHz), for the WiMAX frequency band. A lumped circuit element design—the 5th order capacitively coupled Chebyshev BPF topology—is adopted. In order to design a compact RF BPF, a very thin (43.18 μm) ceramic layer is used in LTCC substrate. An interdigital BPF is also designed in silicon substrate to compare the size and performance of the lumped circuit element BPF. Due to the high relative dielectric constant ($\varepsilon_r = 11.9$) of the silicon substrate, the quarter-wavelength resonator of the interdigital BPF can be reduced. In comparison to the 5th order interdigital BPF at $f_0 = 5.5$ GHz, the lumped element design is 24% smaller in volume and has 17 and 7 dB better attenuation characteristics at $f_0 \pm 0.75$ GHz.

Index Terms: Bandpass filter, Embedded passives; Low temperature co-fired ceramic

I. INTRODUCTION

The explosive advancement of wireless communication devices for multiband and multi-standard applications such as Wi-Fi, WiMAX, Bluetooth, and cellular networks demands low-cost, lightweight, small form factor, and high performance radio frequency (RF) front-end modules. In the multiband or multi-standard devices, the bandpass filter (BPF) is an essential functional block to avoid signal interference between the different bands or standards.

An example of a BPF using surface mountable chip inductors and capacitors is shown in Fig. 1. This design, however, is too bulky to integrate with active components such as amplifiers, mixers, and oscillators in communication devices.

On the other hand, embedded passives are suitable for a system-on-package approach. A variety of embedded BPF design efforts can be found in the literature. A popular design approach is embedding BPF in a low temperature co-fired ceramic (LTCC) such as the interdigital BPF [1] using distributed components or a balanced filter design in a low profile LTCC [2] using lumped circuit elements. Multi-layer organic substrate has been used for embedded passives [3]. Electromagnetic bandgap resonators in a coplanar waveguide [4] or bulk acoustic wave resonators using zinc oxide thin film [5] are used to fabricate a 5 GHz BPF.

Received 16 October 2012, Revised 04 February 2013, Accepted 18 February 2013
*Corresponding Author Seyeong Choi (E-mail: sychoi@wkub.ac.kr, Tel: +82-63-850-6882)
Department of Information and Communication Engineering, Wonkwang University, 460 Iksan-daero, Iksan 570-749, Korea.

Open Access http://dx.doi.org/10.6109/jicce.2013.11.1.045

This is an Open Access article distributed under the terms of the Creative Commons Attribution Non-Commercial License (http://creativecommons.org/licenses/by-nc/3.0/) which permits unrestricted non-commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

Copyright © The Korea Institute of Information and Communication Engineering

Print ISSN: 2234-5973  Online ISSN: 2234-8883
In this work, a lumped element LC resonator BPF is designed with a thin ceramic layer in LTCC substrate for coverage of the window of three major WiMAX frequency bands, 5.15–5.35 GHz, 5.47–5.725 GHz, and 5.725–5.85 GHz.

II. DESIGN OF 5.5 GHz BPF

Two different design approaches are considered for the embedded BPF design. One is a distributed BPF design and the other is a lumped circuit element design.

A. Distributed BPF Design

The distributed design approach uses an Nth order interdigital filter described in Fig. 2. The design procedure and relevant equations for the interdigital filter can be found in [6]. Using the design equations in [6], the physical dimensions of the 5th order interdigital filter can be found and summarized in Table 1. The 5th order interdigital filter design is used as a benchmark design in this work. In order to reduce the quarter-wavelength resonator in the interdigital filter design, a high index material, silicon in this work, is used. \( W_N \) and \( S_{N,N+1} \) in Table 1 are the Nth line width and space between the lines, respectively. The input and output characteristic impedance (\( Z_0 \) in Fig. 2) is 50 \( \Omega \).

The length \( \ell \) in Fig. 2) of the quarter-wavelength resonators at the center frequency of 5.4785 GHz in the passband is 4,002.27 \( \mu m \). Due to the ground (GND) via holes at the end of the lines, the line length is expected to be shorter than its theoretical value. During the simulation with a three-dimensional (3D) electromagnetic (EM) simulator, High Frequency Structure Simulator (HFSS; ANSYS Inc., Canonsburg, PA, USA), it has been adjusted to be 3,700 \( \mu m \). The 3D model of the interdigital filter is shown in Fig. 3.

The dimensions of the interdigital filter are much smaller than the bulky BPF design shown in Fig. 1. The volume of the interdigital BPF is 85% smaller than the bulky BPF. To reduce the volume further, a lumped circuit element BPF design with a very thin ceramic layer in LTCC is proposed.

### Table 1. Physical dimensions of the 5th order Interdigital bandpass filter design

<table>
<thead>
<tr>
<th>N</th>
<th>( W_N (\mu m) )</th>
<th>N</th>
<th>( S_{N,N+1} (\mu m) )</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.5</td>
<td>508</td>
<td>1</td>
<td>100</td>
</tr>
<tr>
<td>2.4</td>
<td>420</td>
<td>2</td>
<td>450</td>
</tr>
<tr>
<td>3</td>
<td>420</td>
<td>3</td>
<td>450</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>4</td>
<td>100</td>
</tr>
</tbody>
</table>

Fig. 1. An example of a bulky bandpass filter (13.8 mm × 12.8 mm × 1.3 mm) using surface mountable chip inductors and capacitors on a printed circuit board.

Fig. 2. Schematic of the Nth order interdigital bandpass filter.

Fig. 3. Three dimensional layout of 5th order interdigital bandpass filter in a multilayer substrate.

Fig. 4. Schematic of the Nth order capacitively coupled Chebyshev bandpass filter.
B. Lumped Circuit Element BPF Design

The lumped circuit element approach uses an Nth order capacitively coupled Chebyshev LC resonator filter and is shown in Fig. 4. In order to calculate the component values in the lumped circuit element BPF, a commercial EM design software package, Advanced Design System (ADS; Agilent Technologies, Santa Clara, CA, USA) is utilized. Note that the input and output characteristic impedance ($Z_0$ in Fig. 4) is 50 Ω.

In Table 2, the lumped element values in the BPF design are summarized. $C_{cN}$, $C_{pN}$, and $L_{pN}$ in Table 2 are the $N$th coupling capacitor between the LC resonators and the parallel capacitor and inductor in the LC resonators, respectively.

The schematic simulation is performed using the Agilent ADS. For the layout simulation, each capacitor and inductor in Fig. 4 should be modeled in the stack-up substrate. Thus, at the beginning of the design process for a BPF in a multi-layer substrate, the configuration of material stack-up must be defined. The LTCC stack-up for the BPF design is determined as shown in Fig. 5a. LTCC uses multi-layer stacking of blue tape with punch holes for through tape connections.

In the layout simulation, the actual shape of the capacitors and inductors in Fig. 4 needs to be determined. In this work, a parallel plate capacitor and spiral inductor are adopted to form the LC resonators. There is a variety of parallel plate capacitor and spiral inductor shapes to consider. Given the stack-up substrate, the 2-layer spiral inductor is an optimal choice because the inductor and capacitor in the LC resonator are in parallel connection, and the LC resonator needs to be connected to the universal ground plane. Thus, the via hole connection is an essential part of the whole design.

As mentioned in Section II-A, a very thin ceramic layer (1.7 mils = 43.18 μm) is selected to reduce the area of the parallel plate capacitor, which leads to further miniaturization of the BPF. In the LTCC design, silver paste was selected instead of gold to reduce material costs. On the bottom of the GND plane (M3 in Fig 5a), a 24.9-mil-thick ceramic layer is used to support the BPF design. Without the supporting layer, it would not be easy to handle the BPF design during the fabrication and measurement process.

The layout design was performed as follows. Individually capacitor and inductor libraries for the lumped element values given in Table 2 were created in the given stack-up substrate by a 2.5D EM layout simulator [8]. Then, the LC resonators were formed and simulated to ensure the designated resonant frequency in the schematic design. Finally, all 5 LC resonators and 6 coupling capacitors were integrated on the same substrate and simulated for the whole BPF design. The layout of the individual components was adjusted during the iteration of the BPF layout simulation to meet the specifications. The typical specifications for a BPF design would be a return loss of 10 dB and insertion loss of 3 dB in its pass band, and attenuation characteristics are given for specific applications.

The finalized layout designs are shown in Fig. 5b and c, respectively. There are three kinds of via hole structures in the design. As illustrated in Fig. 5b and c, the first ones (#) are the via holes between M1 and M2 in the spiral inductors. The second ones (*) are the GND through the via holes from M1 to M3. The third ones (**) are the GND via holes from M2 and M3. These via hole structures are common in both silicon and LTCC stack-up substrates.

The physical dimensions of the BPF design in LTCC stack-up substrate is 6.6mm × 4.5mm × 0.87 mm. The

<p>| Table 2. Lumped element values of the 5th order BPF design |
|-----------------|-----------------|-----------------|-----------------|</p>
<table>
<thead>
<tr>
<th>$N$</th>
<th>$C_{cN}$ (pF)</th>
<th>$N$</th>
<th>$C_{pN}$ (pF)</th>
<th>$L_{pN}$ (nH)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5</td>
<td>0.184</td>
<td>1.5</td>
<td>0.53</td>
<td>1.49</td>
</tr>
<tr>
<td>1.4</td>
<td>0.072</td>
<td>2.4</td>
<td>1.31</td>
<td>0.57</td>
</tr>
<tr>
<td>2.3</td>
<td>0.095</td>
<td>3</td>
<td>1.64</td>
<td>0.46</td>
</tr>
</tbody>
</table>
BPF design in LTCC stack-up substrate is 24% smaller in volume than that of the interdigital BPF shown in Fig. 3. The volume reduction of the BPF design in LTCC stack-up substrate results mainly from the 1.7-mil-thick ceramic layer. Since the capacitance of the parallel plate capacitors in the LC resonator is inversely proportional to the thickness of the ceramic layer, the thin ceramic layer can increase the capacitance with a given area of parallel plate capacitor. If a 500-μm-thick silicon substrate used in the interdigital BPF design in Fig. 3 is used for the parallel plate capacitors, the area of the capacitor is much larger than the capacitors with the thin ceramic layer due to the substrate thickness.

The results of the EM simulations for the lumped element and distributed design show that the attenuation characteristics of the lumped design are superior to the distributed one.

III. RESULTS

A. Simulation Set-Up

The 3D and 2.5D EM layout simulators are used to model the interdigital BPF in silicon substrate and lumped circuit element BPF design in LTCC multi-layer substrates, respectively. The material properties for each substrate are as follows: a relative permittivity \( \varepsilon_r \) of 11.7 and loss tangent \( \tan \delta \) of 0.004 are used on the silicon substrate with a conductor thickness of 3 μm. On the LTCC substrate, a \( \varepsilon_r \) of 7.8 and \( \tan \delta \) of 0.0015 are used with a conductor thickness of 8 μm. The conductivity of gold and silver is \( 4.098 \times 10^7 \) and \( 6.173 \times 10^7 \) S/m, respectively.

B. Performance Comparison Between Lumped Circuit Element BPF Design and Distributed BPF Design

The simulated performance of the 5th order lumped circuit element BPF design was compared to that of the 5th order distributed BPF design for assessment. The return loss \( S_{11} \) of the lumped circuit element BPF design, as shown in Fig. 6a, is below 10 dB in the pass band. The \( S_{11} \) of the distributed BPF design is less than 10 dB at the lower band, which results in pass band (5.15–5.85 GHz) ripple in the insertion loss \( S_{21} \) shown in Fig. 6b. The \( S_{21} \) in the pass band is less than 3.0 dB. It should be also noted that, as shown in Fig. 6b, the \( S_{21} \) results reveal that the lumped element design attenuates the frequencies out of the pass band more rapidly than the distributed one. At 4.75 and 6.25 GHz, the lumped design attenuates 17 and 7 dB more than the distributed one, respectively.

The results of the EM simulations for the lumped circuit element BPF and distributed BPF design show that the attenuation characteristics of the lumped design are superior to those of the distributed one.

IV. CONCLUSIONS

Using the LTCC multi-layer substrate, a compact lumped circuit element BPF has been designed for 5.5 GHz WiMAX applications. It has 5th order capacitively coupled Chebyshev topology, and its physical dimensions are 6.6 × 4.5 × 0.87 mm. The BPF design in a LTCC multi-layer substrate is 24% smaller in volume than the 5th order interdigital BPF in a silicon multi-layer substrate. The EM simulation results prove that the pass band flatness of the
lumped circuit element BPF design is better than the interdigital BPF and that its attenuation at 4.75 and 6.25 GHz is 17 and 7 dB superior to the interdigital BPF. The proposed embedded BPF can be a good solution for a compact WiMAX RF front-end module in a system-on-package.

ACKNOWLEDGMENTS

This work was supported by a National Research Foundation of Korea (NRF) grant funded by the Korean government (MEST) (No. 2012-0003275) and LED System Lighting R&D program of KEIT, [10042947, A development of LED system lighting engine module with compact sized data communication modules and driver IC/Processor control parts based on multi-sensor].

REFERENCES


Youngseek Cho
received a B.S. and M.S. in electrical and telecommunication engineering from Hanyang University, Seoul, Korea in 1996 and 1998, respectively, and a Ph.D. degree in electrical engineering from the University of Minnesota, Minneapolis, MN, USA in 2010. In 1998, he joined SK Telecom, Seoul, where he was with Strategic Planning for Intelligent Terminal Manufacturing R&D as an Assistant Researcher. From 1998 to 2004, he was a Researcher with the R&D Center, SK Teletech, Seoul, where he was involved in the development of CDMA cellular phones. His research interests include microwave and millimeter-wave circuits, mixed RF/photonics packaging, micromachining, and development of sensor networks.

Seyeong Choi
received his B.S. and M.S. degrees from Hanyang University, Seoul, Korea, in 1996 and 1998, respectively, and his Ph.D. degree in Electrical and Computer Engineering from Texas A&M University, College Station, TX, in 2007. He is currently with Wonkwang University, Korea. His research interests include wireless communications, MIMO fading channels, diversity techniques, and system performance evaluation.