A Simplified Control Algorithm for Three-Phase, Four-Wire Unified Power Quality Conditioner

Bhim Singh† and Venkateswarlu.P∗

†∗Department of Electrical Eng., Indian Institute of Technology Delhi, New Delhi, India

Abstract

In this paper, a simplified control algorithm for a three-phase, four-wire unified power quality conditioner (UPQC) is presented to compensate for supply voltage distortions/unbalance, supply current harmonics, the supply neutral current, the reactive power and the load unbalance as well as to maintain zero voltage regulation (ZVR) at the point of common coupling (PCC). The UPQC is realized by the integration of series and shunt active filters (AFs) sharing a common dc bus capacitor. The shunt AF is realized using a three-phase, four leg voltage source inverter (VSI) and the series AF is realized using a three-phase, three leg VSI. A dynamic model of the UPQC is developed in the MATLAB/SIMULINK environment and the simulation results demonstrating the power quality improvement in the system are presented for different supply and load conditions.

Key Words: Active Filter, Harmonics, Reactive Power, Unbalance, UPQC, Voltage Regulation

I. INTRODUCTION

The main objective of electric utility companies is to supply their customers with uninterrupted sinusoidal voltage of constant magnitude. However this is becoming increasingly difficult to do, because the size and number of non-linear and poor power factor loads such as adjustable speed drives, computer power supplies, furnaces and traction drives are increasing rapidly. Due to their nonlinear nature, these solid state converters cause excessive neutral currents in three phase four wire systems. Moreover, in the case of the distribution system, the overall load on the system is seldom found to be balanced. In the past, the solutions to mitigate these identified power quality problems [1] were through using conventional passive filters. But their limitations such as, fixed compensation, resonance with source impedance and the difficulty in tuning time dependence of filter parameters have ignited the need for active and hybrid filters [2]–[4]. The rating of active filters is reduced through augmenting them with passive filters [5], [6] to form hybrid filters, which reduce overall cost. Also they can provide better compensation than either passive or active filters. If one can afford the cost, then a hybrid of two active filters provides the best solution and thus it is known as a unified power quality conditioner (UPQC) or universal active filter. Therefore, the development of hybrid filter technology has been from a hybrid of passive filters to a hybrid of active filters to provide a cost-effective solution and optimal compensation [7]–[12].

For voltage related power quality problems [3], [4] and for systems supplying diode bridge converters with high dc link capacitive filters, series active or hybrid filter configurations are preferred [5], [6]. However, when using these filters, the dc link voltage and zero voltage regulation (ZVR) are difficult to maintain at the PCC. Series filters can eliminate voltage and current harmonics, but they are not suitable for maintaining zero voltage regulation at the PCC. Moreover for loads such as diode/thyristor bridge converters supplying highly inductive loads and/or unbalanced loads, shunt filters are preferred since they can maintain ZVR and compensate for current harmonics and reactive power [13]. But these filters are not suitable for the elimination of harmonics/unbalance in PCC voltage. In addition, for better rating utilization it is preferable to deal with voltage related problems with a series filter rather than a shunt filter. Therefore to deal with voltage and current related power quality problems, both series and shunt active filters are combined through a common dc link capacitor forming a UPQC. In a UPQC depending upon its application, the arrangement of series and shunt filters are interchangeable. In general when a UPQC is used in a power distribution system [14]–[16], the series filter is installed ahead of the shunt filter. Moreover, in a UPQC installed for voltage flicker/unbalance sensitive loads, the series filter is installed at the load side to effectively meet the requirements of the voltage sensitive load [17]–[20].

This paper presents a 3-phase, 4-wire UPQC configuration suitable for power distribution systems and a simple control algorithm for its control. The series AF is controlled to maintain voltage regulation and to eliminate supply voltage sag/swell, harmonics and unbalance from the load terminal voltage. The shunt AF is controlled to alleviate the supply current from harmonics, negative sequence current, reactive
power and neutral current. The dc bus voltage is held constant by the shunt active filter. The performance of the proposed system is demonstrated through simulated waveforms and the harmonic spectra of supply currents and load voltages with and without UPQC.

II. SYSTEM CONFIGURATION

Fig. 1 shows the proposed 3-phase, 4-wire UPQC connected to a power system feeding an unbalanced nonlinear load. It consists of a three leg voltage controlled VSI used as a series active filter and a four leg current controlled VSI used as a shunt active filter. The dc link of both active filters is connected to a common dc capacitor of 1500 µF. The series filter is connected between the supply and load terminals using three single phase transformers with turns ratios of 2:1. The primary windings of these transformers are star connected and the secondary windings are connected in series with the three-phase supply. In addition to injecting the voltage, these transformers are used to filter the switching ripple of the series active filter. A small capacity rated RC filter [6] is connected across the secondary of each series transformer to eliminate the high switching ripple content in the series active filter injected voltage. The voltage source inverters for both the active filters are implemented with IGBTs (Insulated Gate Bipolar Transistors). The four leg shunt active filter is connected ahead of a series filter through a small capacity rated inductive filter. This four leg VSI based shunt active filter is capable of suppressing the harmonic currents both in the three phases, and in the neutral conductor of the unbalanced three phase, four wire electrical distribution system. The implemented control algorithm consists mainly of the computation of the three-phase reference voltages at the load terminal (\(v_{la}^*, v_{lb}^*, v_{lc}^*\)) and the reference supply currents (\(i_{sa}^*, i_{sb}^*, i_{sc}^*\)). In this control algorithm the shunt and series AF currents/voltages are not sensed. However, in conventional control algorithms, such as using the instantaneous reactive power theory [17] or instantaneous symmetrical components [1], [20], the shunt and series AF currents/voltages are sensed and controlled to match their respective computed reference components there by increasing the number of sensors and computational delays.

III. CONTROL SCHEME OF SERIES FILTER

A simple algorithm is developed to control the series and shunt filters. The series filter is controlled such that it injects voltages \((v_{ca}, v_{cb}, v_{cc})\), which cancel out the distortions and/or unbalance present in the supply voltages \((v_{sa}, v_{sb}, v_{sc})\) perfectly balanced and sinusoidal with the desired amplitude. In other words, the sum of the supply voltage and the injected series filter voltage makes the desired voltage at the load terminals. The control strategy for the series AF is shown in Fig. 2. Since the supply voltage is unbalanced and or distorted, a phase locked loop (PLL) is used to achieve synchronization with the supply [21]. Three phase distorted/unbalanced supply voltages are sensed and given to the PLL which generates two quadrature unit vectors \((\sin \theta, \cos \theta)\). The sensed supply voltage is multiplied with a suitable value of gain before being given as an input to the PLL. The in-phase sine and cosine outputs from the PLL are used to compute the supply in phase, 120° displaced three unit vectors \((u_a, u_b, u_c)\) using eqn. (1) as:

![Diagram](image-url)
The computed three in-phase unit vectors are then multiplied with the desired peak value of the PCC phase voltage ($V_{lm}^*$), which becomes the three-phase reference PCC voltages as:

$$\begin{bmatrix} v_{la}^* \\ v_{lb}^* \\ v_{lc}^* \end{bmatrix} = V_{lm}^* \begin{bmatrix} u_a \\ u_b \\ u_c \end{bmatrix}$$  \hspace{1cm} (2)$$

The desired peak value of the PCC phase voltage is considered to be 338V ($= 415/\sqrt{2}/\sqrt{3}$ V). The computed voltages from eqn. (2) are then given to the hysteresis controller along with the sensed three-phase PCC voltages. The output of the hysteresis controller is switching signals to the six switches of the VSI of the series AF. The hysteresis controller generates the switching signals such that the voltage at the PCC becomes the desired sinusoidal reference voltage. Therefore, the injected voltage across the series transformer through the ripple filter cancels out the harmonics and unbalance present in the supply voltage.

IV. Control Scheme of Shunt Filter

The control algorithm for a shunt AF consists of the generation of 3-phase reference supply currents and it is depicted in Fig. 3. This algorithm uses supply in-phase, 120° displaced three unit vectors computed using eqn. (1). The amplitude of the reference supply current ($I_{sp}^*$) is computed as follows. A comparison of the average and the reference values of the dc bus voltage for the shunt AF results in a voltage error, which is fed to a proportional integral (PI) controller and the output of the PI controller is taken as the reference amplitude of the supply currents. The three in-phase reference supply currents are computed by multiplying their amplitude ($I_{sp}^*$) and in-phase unit current vectors as:

$$\begin{bmatrix} i_{sa}^* \\ i_{sb}^* \\ i_{sc}^* \end{bmatrix} = I_{sp}^* \begin{bmatrix} u_a \\ u_b \\ u_c \end{bmatrix}$$  \hspace{1cm} (3)$$

The computed three-phase supply reference currents are compared with the sensed supply currents and are given to a hysteresis current controller to generate the switching signals to the switches of the shunt AF which makes the supply currents follow its reference values. The source neutral current is controlled to follow a reference signal of zero magnitude by switching the fourth leg of the VSI, through the hysteresis controller. This ensures eliminating the supply neutral current. Hence the supply current contains no harmonics or reactive power components. In this control scheme, the current control is applied over the fundamental supply currents instead of the fast changing AF currents, thereby reducing the computational delay and the number of required sensors. Moreover, the load or filter neutral currents are not sensed, further reducing the computational delay.

V. Results and Discussion

The developed model of a UPQC system in the MATLAB/SIMULINK environment is shown in Fig. 4. A 5th harmonic voltage source of 17.5% of the fundamental supply voltage is connected in series with the supply voltage to introduce distortion in the supply voltage. Moreover a 23% unbalance in the supply voltage is considered to verify the effectiveness of the UPQC. The combination of a 15kW non-linear and a 6kW, 0.8pf linear load is considered as the system load. A diode rectifier drawing constant dc current is considered as the non-linear load. In order to consider the unbalance/neutral current, a 5kW single phase diode rectifier drawing constant dc current is connected between the phase ‘a’ and the neutral wire of the system. The series transformer, ripple filters and active filters are developed using the Power System Blockset toolbox.

Fig. 5 shows the dynamic performance of the proposed UPQC system with the supply voltage unbalance, the distortion and the change in the loads. Initially the sinusoidal and balanced three phase supply is feeding a nonlinear unbalance load up to 0.4sec. Due to the operation of the UPQC, the shunt AF current ($i_{ca}$) compensates the reactive power and the harmonics of the load, thus the source current follows the
Fig. 5. Dynamic response of UPQC for unbalanced supply from t=0.4 to 0.48sec, distorted and unbalanced supply from t=0.48 to 0.56sec, and for load change at t=0.64 and 0.7sec.
sinusoidal reference currents. The THD of the supply current is 2.18%, while the load current THD is 13.53% as shown in Fig. 6 and Fig. 7 respectively. Moreover, the peak value of the supply current after compensation is less than the peak value of the load current, thereby increasing the loading capability of the AC mains. The RMS value of the phase 'a' supply current after compensation is reduced to 28.33A and before compensation its value is 41.44A as given in Table 1. The UPQC effectively maintains the sinusoidal supply currents and a constant DC bus voltage when the load is reduced at 0.62sec and increased at 0.7sec as shown in Fig. 5. Due to the connection of a single phase diode rectifier, a current \(i_{ln}\) of 18.6A flows in the load neutral conductor. This current is compensated for by the fourth leg of the shunt AF, thus reducing the supply neutral current \(i_{sn}\) to zero.

The supply voltage \(v_s\) unbalance is considered by reducing the voltage magnitude in phases ‘a’ and ‘b’ by 23% from time 0.4 to 0.48 sec as shown in Fig. 5. By a suitable series filter injection voltage \(v_{ca} \& v_{cb}\), the load voltage \(v_l\) is maintained at the desired value. The amplitude of the load phase voltage \(v_{ph}\) without compensation is shown in dotted lines. It is maintained within ±2V of its reference value after employing the UPQC, thus maintaining the reference voltage at the load terminals. In addition, a distortion of 17.82% is considered in the supply voltage along with an unbalance in phase ‘b’ from 0.48 to 0.56sec. The harmonic spectrum of the supply voltage is shown in Fig. 8.

In this case also, the series AF is able to maintain the desired reference voltage at the PCC with a reduced THD of 2.28% as shown in Fig. 9. A load change is considered by opening phase ‘b’ of the three phase diode bridge rectifier from \(t=0.64sec\) to 0.7sec. In all the dynamic conditions, the dc link voltage is effectively maintained at its reference value of 700V by the shunt AF. The effectiveness of the UPQC in
reducing the supply current and load voltage harmonics for unbalanced supply and load conditions is represented in Table 1.

<table>
<thead>
<tr>
<th></th>
<th>Load Current</th>
<th>Supply Current</th>
<th>Supply Voltage</th>
<th>PCC Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RMS (A) THD (%)</td>
<td>RM (A) THD (%)</td>
<td>RMS (V) THD (%)</td>
<td>RM (V) THD (%)</td>
</tr>
<tr>
<td>Phase-a</td>
<td>41.44 13.53</td>
<td>28.33 2.18</td>
<td>17.82 2.28</td>
<td></td>
</tr>
<tr>
<td>Phase-b</td>
<td>23.64 18.55</td>
<td>28.43 1.99</td>
<td>23.19 1.24</td>
<td></td>
</tr>
<tr>
<td>Phase-c</td>
<td>23.72 17.85</td>
<td>28.50 2.11</td>
<td>17.82 2.99</td>
<td></td>
</tr>
</tbody>
</table>

VI. CONCLUSIONS

The effectiveness of the UPQC has been demonstrated in maintaining three-phase balanced sinusoidal constant load voltages, harmonic elimination, power factor correction, load balancing and supply neutral current compensation. Supply currents and load voltage harmonic levels are maintained below IEEE-519 standards under all conditions. Moreover, the supply neutral current is also eliminated, without sensing the AF or the load neutral current. The computational delay and the number of sensors are reduced by indirectly controlling the three phase supply currents.

APPENDIX

Supply voltage: 415V (L-L) RMS, 50Hz.
5th harmonic supply voltage considered to create distortion in supply voltage: 60V/ph.
Supply impedance: 0.5mH, 0.1Ω.
DC link voltage: 700V.
DC link capacitance value: 1500µF
Ripple filter parameters: 3.35mH, 0.1Ω; 6.0µF, 6.0Ω.
DC link voltage PI controller parameters:

\[ K_p = 0.35, \ K_i = 2 \]

REFERENCES


Bhim Singh (SM’99) was born in Rahmapur, India, in 1956. He received a B.E. (Electrical) degree from the University of Roorkee, Roorkee, India, in 1977, and an M.Tech. and a Ph.D. from the Indian Institute of Technology (IIT), New Delhi, India, in 1979 and 1983, respectively. In 1983, he joined the Department of Electrical Engineering at the University of Roorkee, as a Lecturer. He became a Reader there in 1988. In December 1990, he joined the Department of Electrical Engineering at the IIT, as an Assistant Professor. He became an Associate Professor in 1994 and a Professor in 1997. He is a recipient of the JC Bose and the BK Bose awards of the ISTE. His fields of interest include power electronics, electrical machines and drives, power quality, FACTS and HVDC systems. Prof. Singh is a Fellow of the Indian National Academy of Engineering (INAIE), the Institution of Engineers (India) (IE(I)), and the Institution of Electronics and Telecommunication Engineers (IETE). He is also a Life Member of the Indian Society for Technical Education (ISTE), and the Indian National Academy of Engineering (INAIE), the Institution of Quality and Reliability (NIQR) and a Senior Member of the Institute of Electrical and Electronics Engineers (IEEE).

Venkateswarlu.P was born in Allur, Andhra Pradesh, India in 1984. He received a Bachelor of Technology degree in Electrical and Electronics Engineering from Jawaharlal Nehru Technological (JNTU) University, India, in 2005 and a Master of Technology degree from the Department of Electrical Engineering, Indian Institute of Technology (IIT), New Delhi, India, in 2007. He is currently working with the ABB FACTS System Group. His fields of interest are power electronics applications to power systems and power quality.