Modeling and Filter Design through Analysis of Conducted EMI in Switching Power Converters

R. Vimala†, K. Baskaran*, and K. R. Aravind Britto**

†Dept. of EEE, PSNA College of Engineering and Technology, Dindigul, India
*Dept. of CSE, Govt. College of Technology (GCT), Coimbatore, India
**Dept. of ECE, RVS College of Engineering and Technology, Dindigul, India

Abstract

This paper presents a filter analysis of conducted Electro-Magnetic Interference (EMI) in switching power converters (SPC) based on noise impedances. The EMI characteristics of SPC can be analytically deduced from a circuit theoretical viewpoint. The analytical noise model is investigated to get a full understanding of the EMI mechanism. It is shown that with suitable and justified model, filters pertinent to EMI noise is investigated. The EMI noise is identified by time domain measurements associated with an isolated half-bridge ac–dc converter. Practical filters like LC filter, π filter and complete EMI filters are investigated. The proposed analysis and results can provide a guideline for improving the effectiveness of filtering schemes in SPC. Experimental results are also included to verify the validity of the proposed method. The results obtained satisfy the Federal Communications Commission (FCC) class A and class B regulations.

Key words: Common-Mode (CM), Differential-Mode (DM), E electro-Magnetic Compatibility (EMC), Conducted EMI, Switching Power Converters (SPC)

I. INTRODUCTION

EMI emissions are always a great concern due to the modern trends in power electronics such as fast switching with large amount of current at high voltages and high frequency in switching devices like Metal Oxide Semiconductor Field Effect Transistors (MOSFET), Insulated Gate Bipolar Transistors (IGBT) and Gate Turn Off Thyristors (GTO). The frequency range of the conducted emissions limit is from 450 kHz to 30 MHz for the FCC class A and class B regulations and 150 kHz to 30 MHz for the German Verband Deutscher Elektroniker (VDE) regulations. Radiated emissions are generally measured at much higher frequencies, namely beyond 30 MHz up to several GHz. Conducted EMI in power converters has become increasingly important due to its wide applications. Recently, EMI problems have become more serious for power electronic systems. The process of EMI mitigation normally involves the designing of filters. The traditional cut-and-try approach has been abandoned by engineers due to its time-consuming and inefficient defects. Therefore, effective solutions for the analysis and suppression of conducted EMI noise have become great concerns.

Conventionally, conducted EMI noise is caused by two mechanisms: Differential Mode (DM) noise and Common Mode (CM) noise. Furthermore, EMI filter should be designed for CM noise and DM noise, respectively. Therefore, the first step in designing EMI filter is to separate the CM and DM noise. A two way 0° combiner (ZFSC-2-6-75) and a two way 180° power combiner (ZFSCJ-2-1) are used to measure the total DM and CM noise via the selection of a three way built-in switch. Moreover, in order to suppress conducted EMI noise, the proper design of EMI filter is necessary. In general, DM noise is related to switching current and CM noise is related to the capacitive coupling of the switching voltage with the Line Impedance Stabilizing Network (LISN), which is used in standard conducted EMI measurement.

Accurate modeling of EMI noise generation and propagation in power converters is the first step in predicting and managing the EMI noise in a system. Effective EMI prediction often relies on an engineer’s experience or extensive numerical simulation models [1]–[3]. Owing to the effectiveness of

---

Manuscript received Mar. 30, 2011; revised May 18, 2012. Recommended for publication by Associate Editor Tae-Woong Kim.

†Corresponding Author: vimala79@rediffmail.com
Tel: +91-9965497316, PSNA College of Engineering and Technology
†Dept. of Computer Science and Eng., Government College of Technology (GCT), India
**Dept. of Electronics and Communication Eng., RVS College of Engineering and Technology, India
Modeling and Filter Design through Analysis of …

filtering conducted EMI noise separately by CM and DM noise, each mode of the noises is dealt with by the respective section of an EMI filter [4]. New techniques for designing EMI filters have been developed recently by use of a noise separator, which is used to separate DM and CM noise [5].

II. MODEL DESCRIPTION

A. DM/CM Coupling

Fig.1 shows the configuration of the conducted EMI measurement for an isolated half-bridge ac–dc converter. The power source is provided through a LISN, which is required by the conducted EMI measurement and contains inductors, capacitors, and resistors. In the LISN, there are two 50 μH inductors - L1 and L2, two 0.1 μF capacitors - C1 and C2 and two 50 Ω resistors - R1 and R2. For noise frequency, the two inductors L1 and L2 present high impedances and two 0.1 μF capacitors C1 and C2 present low impedances. The noise voltage coupled through the two resistors R1 and R2 is counted as conducted EMI. For power-line frequency, the inductors are essentially short, the capacitors are essentially open, and the power is passed through to supply the test system.

According to conventional theory, DM noise is defined as the voltage difference between the two LISN resistors, VX−VY, while CM noise is defined as the average voltage of the two LISN resistors, (VX+VY) / 2. For conducted EMI noise frequency, two 50μH inductors present high impedances and two 0.1μF capacitors present small impedances. The voltages measured across the two 50Ω impedances are defined by the conducted EMI, VX is the line-side EMI, and VY is the neutral-side EMI. DM noise voltage and CM noise voltage are expressed in (1) and (2).

\[ V_{CM} = \frac{(V_x + V_y)}{2} \]  

(1)

\[ V_{DM} = \frac{(V_x - V_y)}{2} \]  

(2)

During normal operation, the dc link is clamped at a fixed voltage by the capacitances C3 and C4. When the ac side line voltage is larger than the capacitance voltage, the diode bridge is ON, and when line voltage is smaller than the capacitance voltage, the diode bridge is OFF. DM noise current coupling path, as indicated in Fig.1, passes through the input rectifier diodes (D1 and D3). The measured DM noise fluctuates with time because the rectifier diodes are ON and OFF during half a supply cycle. However, CM noise is independent of the conduction state of the rectifier. The noise magnitude should be larger when the diodes are “ON” because the noise current couple R1 and R2 with less impedance in the path. The DM noise is higher when the rectifier is OFF than that when it is ON.

B. EMI Noise Separator

The noise separator is built using the principle of noise rejection accomplished by using power combiners. Fig.2 (a) shows diagram depicting the basic concept of a noise separator in which the two signals derived from the LISN, consist of both CM and DM noise. One of the signals is the
vector sum of the two modes of noise (CM+DM) and the other signal is the vector difference of the two modes of noise (CM-DM). The CM current is evenly divided between the two input terminals, which is often true except in extreme cases. There are four parameters that need to be defined to evaluate a noise separating network. These parameters are Common Mode Insertion Loss (CMIL), Differential Mode Insertion Loss (DMIL), Common Mode Rejection Ratio (CMRR) and Differential Mode Rejection Ratio (DMRR). The transmission coefficient of the noise separating network are defined in (3).

\[
S_{21} = 20 \log \left( \frac{V_2}{V_1} \right) \text{ (dB)}
\]  

(3)

\(V_1\) and \(V_2\) are the input and output of the network. Transmission coefficient \(S_{21}\) is CMIL/DMIL when \(V_1\) and \(V_2\) represent the same mode signals, and \(S_{21}\) is CMRR/DMRR when \(V_1\) and \(V_2\) represent different mode signals [6]. It should be mentioned that the insertion loss should not be more than 5dB and the rejection ratio should not be less than 40dB. A spectrum analyzer and 0°/180° combiners are used to measure the characterization parameters of the noise separating network [7]. The CMIL results of the high-performance noise separating network is shown in Fig.2 (b). As the frequency goes up, the CMIL declines slightly but remains above -2dB. The DMRR result of the high-performance noise separating network is shown to have good performance in Fig.2(c). The DMRR rises with an increasing frequency, and at 30MHz, the maximum frequency of conducted EMI noise measurement, the DMRR successful remains below -40dB. The measurement results prove that the noise separating network separate the conducted EMI noise efficiently.

\[I_{\text{noise}} = \frac{1}{2} \left( I_{\text{CM1}} + I_{\text{CM2}} \right) \]

(4)

\[I_{\text{noise}} = \frac{1}{2} \left( I_{\text{DM1}} + I_{\text{DM2}} \right) \]

(5)

\[I_{\text{noise}} = \frac{1}{2} \left( I_{\text{CM1}} - I_{\text{CM2}} \right) \]

(6)

The effectiveness of an EMI filter depends on both the filter itself and the noise source impedance. For CM noise, the source is modeled by a current source in parallel with high source impedance \(Z_s\). For DM noise, the source is modeled by a voltage source in series with low impedance or a current source in parallel with high impedance depending on the state of the input rectifier diodes. When two of the rectifier diodes are conducting, the noise source is modeled by a voltage source in series with a low impedance source \(Z_s\). When all the four diodes are cut off, the noise is modeled by a current source in parallel with a high source impedance \(Z_{sp}\). Therefore, DM noise equivalent circuit fluctuates between these two models at two times the line frequency. \(Z_s\) is...
associated with wire inductance and resistance, and \( Z_p \) is associated with diode parasitic capacitance. These source impedances depend on parasitic parameters and are therefore package dependent. Although the source impedances is measured, this is particularly difficult. Two simplified equivalent circuits, one for CM emissions and another for DM emissions, are obtained.

### D. EMI Model for Symmetrical Circuit

The model in Fig. 3 contains all essential coupling paths and circuit parameters to provide a full picture of the EMI conduction and coupling mechanism. The DM voltage (with \( R_N = 50 \Omega \)) is written in (7).

\[
V_{\text{DM}} = \frac{100V_{\text{DM}}}{Z_{\text{DM}} + 100} + \frac{50Z_{\text{DM}}}{Z_{\text{DM}} + 100} (I_{\text{CM}1} - I_{\text{CM}2}) \tag{7}
\]

From the equation (7), total DM noise has two parts: 1) the first part is determined by DM noise source \( V_{\text{DM}} \) and impedance \( Z_{\text{DM}} \), and is called Intrinsic Differential Mode (IDM) noise and 2) the second part is the difference of two CM current sources through the DM impedance and LISN, and is called Non-Intrinsic Differential Mode (NIDM) or Mixed Mode (MM) noise. It is clear that the MM noise is caused by an unbalanced CM current which flows through the two LISN branches. By following the above deductions, DM and CM noise source model is then reduced to a simple two-port lumped circuit model, as shown in Fig. 5. \( Z_N \) is 2\( R_N \) in the case of DM and 0.5\( R_N \) in the case of CM, \( Z_S \) is \( Z_{\text{DM}} \) in the case of DM and 0.5\( Z_{\text{CM}2} \) in the case of CM, and \( I_s \) is \( I_{\text{DM}} \) in the case of DM and \( I_{\text{CM}1} \) in the case of CM.

For reducing complexity, the EMI issues using very simple models always consider the combination of impedance \( Z_S \) and source \( V_S \). These sources and impedances depend on parasitic parameters. Therefore, they are determined by converter package and layout. Although the sources and impedances are measured by a particular method [9], this is not in the scope of this paper. The major components of DM noise source impedance are the turned-on resistance of the rectifying diodes along with the Equivalent Series Resistance (ESR) and Equivalent Series Inductance (ESL) of the bulk capacitor. The major components of CM noise source impedance are the unintentional capacitance between the switching device and its heat-sink, parasitic capacitance between the heat-sink and the grounded chassis, the parasitic capacitances between the other devices or wires, which carry pulsating voltage waveform, and the grounded chassis.

To measure the impedances \( (Z_{\text{CM}1}, Z_{\text{CM}2}, \text{and } Z_{\text{DM}}) \) and voltage sources \( (V_{\text{CM}1}, V_{\text{CM}2}, \text{and } V_{\text{DM}}) \) in Fig. 3, a piece of impedance element (in series or shunt) is inserted between the LISN and the converter. The noise voltage measured on the LISN changes, and the model parameter values are derived from a circuit theoretical viewpoint. For DM noise model identification, the shunt-insertion method is proposed because DM source impedance is small and \( |Z_{\text{CM}1}| < 2R_N \) is easily satisfied. However, for CM noise model identification, the series insertion method is proposed because CM source impedance is large and \( |Z_{\text{DM}}| > R_N \) and \( |Z_{\text{CM}2}| > R_N \) are easily satisfied [10]. Therefore, \( Z_{\text{CM}1} \) is no more than several ten ohms, but \( Z_{\text{DM}} \) and \( Z_{\text{CM}2} \) are always bigger than several hundred ohms in the frequency range of 150 kHz–30 MHz.

The DM noise source is always considered as the pulse current of the power switch device. The CM noise source is associated with the high rate of the changing voltage put on the parasitic capacitances between the circuit and the ground. However, owing to the complexity of EMI noise coupling, the theoretical modeling of the parasitic elements has been a very challenging task. This is due to the fact that the parasitic elements are difficult to identify and the parasitic elements may be physically inaccessible inside the module package.

### III. ANALYSIS FILTERS FOR NOISE SUPPRESSION

After the filter circuit has been selected, the component values in that circuit must be determined. The \( Y \)-capacitors are easily determined from the leakage current limit, which is given in the safety standards applicable to particular equipment. With known \( Y \)-capacitors, the CM inductance is calculated from (8).

\[
L = \frac{1}{4\pi^2 f_c^2 C}
\]

where, \( f_c \) is the corner frequency, which is defined as the intersection between 0 dB line and a line with slope of 40 dB/decade that is tangent to the required CM insertion loss. Similarly, the DM corner frequency is determined from the required DM insertion loss. When the CM inductance is being calculated, the capacitance \( C \) in (8) should be twice the \( C_f \) value. The CM inductance consists of the CM choke’s inductance and half of the inductance of the DM inductors, if they are decoupled inductors. If the DM inductors are coupled, they have negligible CM inductance and thus the CM inductor should have an inductance, equal to the required CM inductance, obtained by (8).

The selection of the filter components involves not just the calculation of suitable capacitance and inductance values, but also other considerations, such as the inductor core material, the dielectric of the capacitor, voltage and current ratings, the
voltage drop at line frequency, size, weight, etc. $L_{DM}$ is a DM choke and $C_X$ is a DM capacitor (called an “X” capacitor). When filtering DM noise, an X capacitor is used to shunt noise from one line to another through the low impedance of the capacitor, thus returning the noise to the EMI source. For DM noise, DM choke should have suppressing effect when the two paths are unbalanced. Even though current flow is unbalanced, the magnitude of each current is attenuated by the DM choke and therefore, the DM noise is suppressed.

To effectively suppress the DM noise, capacitor is always used together with the DM chokes. The measurement of the conducted EMI noise is obtained from spectrum analyzer Agilent E4411B (9 KHz – 1.5 GHz). After considering a measure bandwidth of 10 kHz and normalized in dBµV [11], the spectra of the total EMI without a filter is given in Fig. 6. The fluctuation of the EMI at a particular frequency is displayed by using the zero span mode of a spectrum analyzer. Using this mode, magnitude of selected noise frequency is displayed with respect to time. Another important issue is that the insertion of the filter should not affect the stability of the SPC and it affect the dynamics if the output impedance of the DM filter part is much less than the input impedance of the converter from dc to the gain crossover frequency of converter’s control loop [12]–[15].

This requires that the DM filter should be well damped to avoid impedance peaking and consequent possible violation of this criterion. To effectively suppress DM noise, the balancing capacitor should provide a balanced impedance such that the currents flowing through the two LISN resistors R1 and R2 are the same, irrespective of $C_p$’s charged condition. Under this condition, the choice of the value for $C_X$ depends on the frequency and the filter topology. The value of $C_X$ is calculated from (9).

$$X_c = \frac{1}{2\pi f C_X} \quad X_c \ll 50 \Omega$$  
(9)

The filter attenuation is defined in (10). $V_{noise}$ without filter is measured at the LISN output, when no EMI filter element is added. $V_{noise}$ with filter is measured at the LISN output when a filter is added.

$$A_{filter} = \frac{V_{noise\ (without\ filter)}}{V_{noise\ (with\ filter)}}$$  
(10)

The topology should be selected according to the source and load impedances. This approach considered filter topology only but did not mentioned the relationship of noise source impedance ($Z_s$) and noise load impedance (LISN), which affects the EMI filter performance [16].

**IV. EMI FILTER DESIGN PROCEDURE**

In this section, a method for designing an EMI filter using the maximum and minimum CM and DM noise impedances is introduced. An ac–dc half-bridge converter is used as an example. The objective is to design an EMI filter, so that the SPC will pass the FCC 15 Class B regulations for conducted EMI. The CM and DM filters are designed separately. The maximum or minimum worst case noise impedance is considered for each filter. After completion of the CM and DM filters, they are put together to make the complete filter [17]. The CM and DM noise spectra of an unfiltered ac–dc SPC, operating under full load, are illustrated in Fig.7 and Fig.8, respectively.

The procedure for designing the EMI filter is summarized as follows:

1) Separate the CM and DM noise spectrum of the SPC.
2) Measure the noise voltage, $V_{noise}$, with and without a simple filter (eg., a capacitor). Then use the attenuation to calculate the maximum CM and DM noise impedances for the frequency range under consideration (0.15–30 MHz for the FCC 15).
3) Design the EMI filter using the maximum or minimum magnitude of the noise impedance, which ever yields the least
attenuation.

4) Test the completed EMI filter.

In order to measure the maximum and minimum possible value of CM noise source impedance, a test inductor is added at the input side of the SPC. CM equivalent circuit with filter is shown in Fig.9. This equivalent circuit helps to derive the expression for CM attenuation $A_{TCM}$ with (11) to (14).

$$A_{TCM} = \frac{R_{\text{loadCM}} Z_{CM}}{R_{\text{loadCM}} + Z_{CM}} \frac{A_{CM}}{R_{\text{loadCM}} R_{\text{loadCM}} + Z_{CM}}$$  \hspace{1cm} (11)

$$A_{TCM} = 1 + \frac{Z_{CM}}{R_{\text{loadCM}} + Z_{CM}}$$  \hspace{1cm} (12)

For $A_{TCM} >> 1$,

$$[R_{\text{loadCM}} + Z_{CM}] = \frac{Z_{CM}}{A_{TCM} - 1}$$  \hspace{1cm} (13)

For example, under full load the CM noise spike of the SPC at 1 MHz is 55 dB. After testing CM inductor is added, such that the attenuation is greater than one. If CM noise at 1 MHz is 35 dB, then:

$$[A_{TCM}] = 10^{-\frac{55 - 35}{20}} = 10$$  \hspace{1cm} (14)

The impedance of the CM inductor is $Z_{CM}$. $R_{\text{loadCM}}$ is the equivalent resistance of the LISN. From the test results, it is noted that the CM noise is the dominant factor. Calculations are made at different frequency points using measurements of the noise voltage $V_{\text{noiseCM}}$ along with (10) and (15) – (18).

1) When $A_{TCM} \geq 10$:

$$[Z_{CM}]_{\text{Max}} \approx \frac{R_{\text{loadCM}} + [Z_{CM}]}{A_{TCM}}$$  \hspace{1cm} (15)

$$[Z_{CM}]_{\text{Min}} \approx \frac{R_{\text{loadCM}} + [Z_{CM}]}{A_{TCM}}$$  \hspace{1cm} (16)

2) When $A_{TCM} < 10$:

$$[Z_{CM}]_{\text{Max}} \approx R_{\text{loadCM}} + \frac{[Z_{CM}]}{A_{TCM} - 1}$$  \hspace{1cm} (17)

$$[Z_{CM}]_{\text{Min}} \approx R_{\text{loadCM}} + \frac{[Z_{CM}]}{A_{TCM} - 1}$$  \hspace{1cm} (18)

In order to measure the maximum and minimum possible value of DM noise source impedance, a test capacitor is added at the input side of the SPC. DM equivalent circuit with filter is shown in Fig.10. This equivalent circuit helps to
derive the expression for DM attenuation $A_{TDMS}$ along with (10) and (19) to (22). The maximum possible value and minimum possible value of the DM noise impedance from 0.15 to 2.5 MHz are calculated at different frequency points using measurements of the noise voltage $V_{\text{noiseDM}}$. $Z_{\text{DM}}$ is the DM noise impedance of the SPC and $Z_{\text{fDM}}$ is the X capacitor’s impedance.

\[
A_{TDMS} = 1 + \frac{R_{\text{loadDM}} Z_{\text{DM}}}{(R_{\text{loadDM}} + Z_{\text{DM}}) Z_{\text{DM}}} \quad (19)
\]

\[
A_{TDMS} \approx 1 + \frac{Z_{\text{DM}}}{Z_{\text{DM}}} \quad (20)
\]

\[
Z_{\text{DM}}_{\text{Min}} = Z_{\text{DM}} |A_{TDMS}| - 1 \quad (21)
\]

\[
Z_{\text{DM}}_{\text{Max}} = Z_{\text{DM}} |A_{TDMS}| + 1 \quad (22)
\]

**A. CM Filter Design**

In order to design CM filter, the following must be known: 1) the attenuation required to make the CM noise spectrum pass the EMI standards at the frequencies of interest and 2) the worst case, maximum or minimum noise impedance, for the frequency range of interest. For the CM part of the EMI filter, two basic topologies are selected. In the first topology, the CM inductor faces the input of the SPC, as illustrated in Fig.11. In the second topology, the Y capacitor faces the input of the SPC, as illustrated in Fig.12.

Using the equivalent circuits of Fig.11 and Fig.12 the CM noise voltage across $R_{\text{loadCM}}$ is calculated when the filter is added. Two topologies are tested. For the test, the CM inductor used is 100 μH and the Y capacitor used is 330 nF. Fig.13 shows the noise spectrum of the CM inductor at the input of the SPC. The noise spectrum of the Y capacitor at the input of the SPC is shown in Fig.14.

From the results, it is concluded that the topology of Fig.11 should be used because it provided more attenuation at high frequencies than the topology shown in Fig.12. These results also emphasize the fact that noise impedance has a significant effect on the performance of the EMI filter. In order to determine the lowest corner frequency required for the CM filter, (23) is used as follows:

\[
f_C = \frac{F_0}{\sqrt{A_{TCMreq}}} \quad (23)
\]

$A_{TCMreq}$ is the required attenuation at frequency $F_0$, and $f_C$ is the corner frequency of the CM filter. The CM attenuation required for the SPC to pass the FCC 15 Class B standards with a 3-dB margin is plotted over the frequency range from 0.5–1.5 MHz, as shown in Fig.15. Equation (23) is evaluated at each point for the data presented in Fig.15. The lowest calculated filter corner frequency is $f_C = 94$ kHz, using $F_0 = 583$ kHz at $A_{TCMreq} = 38$. To select the value of the CM inductor, the maximum noise impedance is used because it provides the least attenuation for the filter in Fig.11, where the inductor faces the input of the SPC. When the phase angle of the noise impedance is neglected, and to guarantee that the CM noise impedance has little effect on the performance of the EMI filter, the impedance of the CM inductor at the frequency of interest must be much larger than the maximum magnitude of the CM noise impedance.

In fact, to make sure that the desired attenuation is achieved, the CM inductor’s impedance must be at least double the maximum magnitude of the CM noise impedance.
Therefore, the CM inductor’s impedance at \( F_0 \) must be larger than \( 2 \times 205 \Omega = 410 \Omega \), which corresponds to an inductance greater than \( 2 \times 55.9 \mu \text{H} = 111.8 \mu \text{H} \). The inductance chosen is any reasonable value above \( 111.8 \mu \text{H} \). In order to leave some margin, a 200 \( \mu \text{H} \) inductance is selected. The impedance of the CM inductor at 583 kHz is 732 \( \Omega \) which is approximately three times the maximum magnitude of the CM noise impedance. Ignoring the phase angle of the CM noise impedance (i.e., considering the CM noise impedance as purely resistive), the attenuation of the topology in Fig.11, is expressed by (24), where \( V_1 \) and \( V_2 \) are given by (25) and (26), respectively. The parameters \( Z_1 \) and \( Z_2 \) are given by (27) and (28), respectively.

\[
[A_{TCM}] = \left| \frac{V_2}{V_1} \right| \quad (24)
\]

\[V_1 = \frac{Z_1Z_2}{Z_{LCM} + Z_1} I_{CM} \quad (25)\]

\[V_2 = \frac{R_{load}Z_{CM}}{R_{load} + Z_{CM}} I_{CM} \quad (26)\]

\[Z_1 = \frac{R_{load}Z_{CY}}{R_{load} + Z_{CY}} \quad (27)\]

\[Z_2 = (Z_{LCM} + Z_1) \left( \frac{Z_{CM}}{Z_{CM} + Z_1 + Z_{LCM}} \right) \quad (28)\]

\( Z_{LCM} \) is the impedance of the CM inductor. \( Z_{CY} \) is the impedance of the Y capacitor. \( V_2 \) is the voltage across the LISN equivalent resistor shown in Fig. 11 and it is the noise voltage across the LISN resistor without the CM filter. The final step in the filter design is to select the capacitance. A capacitance of 136 nF is selected. This is achieved by using two \( C_Y \) capacitors, 68 nF each, in parallel. Using this capacitance and (24), the calculated attenuation of the filter at 583 kHz is 41, which is greater than the required attenuation of 38. Fig. 16 shows the experimental results of the CM spectrum after apply the CM filter designed using the maximum noise impedance. It is noted that the SPC with the CM filter passed the FCC 15 Class B requirements over the required frequency range and that the attenuation achieved is greater than the 3-dB margin over most of the frequency range.

If the capacitance is selected based on an ideal LC filter design, the calculated capacitance required will be 14.3 nF using (29). The closest available capacitance is 16.4 nF (2 x 8.2 nF in parallel)

\[f_c = \frac{F_0}{2\pi \sqrt{L_{CM}C_Y}} \quad (29)\]

Then, by using (24), with the following parameters \( C_Y = 16.4 \text{nF}, R_{loadCM} = 25 \Omega, L_{CM} = 200 \mu \text{H}, \) and \( Z_{SCM} = 205 \Omega \), the
calculated attenuation is 5.9 at 583 kHz. This is less than the required attenuation, $A_{TCM}\text{req} = 38$. It is obvious that this filter does not meet the FCC Class B requirements at approximately 560 kHz. From the above analysis, it is clear that neglecting the noise impedance can lead a designer to design a filter that will not meet the FCC requirements. By neglecting the noise impedance, the selected Y capacitance is 16.4 nF. However, when the noise impedance is taken into account, the selected capacitance of 136 nF is nearly ten times larger. The experiment results also verify this conclusion. From the above analysis and experimental results it is again demonstrated that the noise impedance has a significant effect on the performance of the EMI filter.

B. DM Filter Design

The DM filter design method is similar to that of the CM filter. In order to design DM filter, the following must be known: 1) the attenuation required for making the DM noise spectrum pass the EMI standards at the frequencies of interest and 2) the maximum and minimum possible values of the noise impedance for the frequency range of interest. A π topology is selected to suppress the DM noise, because this topology provides better performance than other simple topologies such as the LC topology. This topology, along with a noise source, its impedance and $R_{\text{loadDM}}$, is displayed in Fig. 17. Since an X capacitor is used at the input of the SPC, the minimum DM noise impedance is used for the filter design. The attenuation of this topology is expressed using (30), where $Z_{C1}$ and $Z_{CX}$ are given by (31) and (32), respectively. In (31) and (32) $Z_{CX}$ is the impedance of the X capacitor, and in (30) $Z_{LDM}$ is the impedance of the differential mode inductance. In (30) and (31) $R_{\text{loadDM}}$ is the LISN equivalent load resistance of 100Ω.

$$A_{TDM} = \frac{R_{\text{loadDM}}Z_{DM}(Z_{C1} + Z_{LDM} + Z_{CX})}{(R_{\text{loadCM}} + Z_{DM})Z_{CX}Z_{C1}}$$ (30)

$$Z_{C1} = \frac{R_{\text{loadCM}}Z_{CX}}{R_{\text{loadCM}} + Z_{CX}}$$ (31)

$$Z_{CX} = \frac{Z_{CX}Z_{LDM}}{Z_{CX} + Z_{LDM}}$$ (32)

Using the experimental results, the lowest corner frequency required is at $F_0 = 583$ kHz. At this frequency, the attenuation needed is 4.5. It should be noted that the leakage inductance of the CM inductor is used as the DM inductance. As a result, only one inductor is required to meet the attenuation requirements for CM and DM noise. Using (30), where $L_{DM} = 20 \mu H$, $Z_{idM\text{min}} = 0.06 \Omega$, and $C_X = 33nF$, the calculated attenuation $A_{TDM}$ is 7.87 at $F_0 = 583$ kHz, which is greater than the required attenuation of 4.5. The test results of the DM noise spectrum after the DM filter is added are shown in Fig. 18. It is clear that the DM filter exceeded the FCC 15

### Table I

<table>
<thead>
<tr>
<th>Frequency in MHz</th>
<th>Without Filter (dBµV)</th>
<th>With Filter (dBµV)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Total</td>
<td>CM</td>
</tr>
<tr>
<td>10</td>
<td>83</td>
<td>79</td>
</tr>
<tr>
<td>20</td>
<td>80</td>
<td>76</td>
</tr>
<tr>
<td>30</td>
<td>78</td>
<td>74</td>
</tr>
</tbody>
</table>

Class B specifications over the entire frequency range by more than 3 dB.

C. Complete EMI Filter Design

Finally, the CM and DM filters are combined. The resulting EMI filter is illustrated in Fig. 19. A 200-µF electrolytic capacitor is added to the output of the filter to ensure that the EMI filter will not destabilize the feedback loop of the SPC [18]. Since the resonant frequency of this electrolytic capacitor is relatively low, it does not affect the filter design. The test results for the filter are shown in Fig.20. From the test results, it is noted that the filter allows the SPC to pass the FCC 15 Class B requirements for conducted EMI. The proposed method is used to design an EMI filter for an ac–dc power converter. Experimental results are presented for an isolated ac–dc half-bridge converter with a nominal input voltage of 220V/50 Hz, and an output voltage of 12 VDC under a full load current of 5 A. After measuring the DM and CM noise spectrum and calculating the noise impedance, the filter topology is selected [19]. A T topology is selected for CM filter because the worst case CM noise impedance is calculated to be 1.9kΩ. The attenuation required is 57 at 0.6 MHz.

A π topology is selected to suppress the DM noise, since this topology provides higher attenuation than other simple topologies such as the LC topology. The worst case DM noise impedance is 3Ω. The required attenuation is 20 at 0.15 MHz. It is clear that the filter exceeded the FCC 15 Class B specifications across the entire frequency range by more than 3 dB [20]. Table.1 shows comparison of the hardware results for various frequency ranges using filters. Fig.16 shows photograph of the measurement arrangement.

The method presented is not limited to single power converter. It is used to design EMI filters for paralleled switching power converter modules. The paralleled power modules are simplified into one equivalent power module. Therefore, the method presented is used to design the EMI filter for a power converter consisting of multiple power converters. An example of an EMI filter for a Half-bridge isolated ac–dc converter is designed to illustrate the proposed method. As expected, the Half-bridge isolated ac–dc converter
with the designed filter meets the requirements set in the standard. Fig 22 shows flowchart of the proposed filter design method.

V. CONCLUSIONS

The proposed method is based on measuring the noise spectrum and using the data to calculate the maximum possible and minimum possible values of the noise impedance, and using then in the EMI filter design. This approach considers the filter topology only but does not mention the relationship between the noise source impedance and noise load impedance, which determines the EMI filter performance significantly. Various filters like LC filter, π filter and complete EMI filters are analyzed. From Table I, it is seen that the waveforms with filters are below the FCC class B level. The analysis and results proposed here are used to provide a guideline for improving the effectiveness of future filtering schemes in switching power converters. The estimation of parameters for the model can be done by measurement or analytical calculations based on the geometry of the circuit. Based on the model and analysis proposed in this paper, future works will focus on parameter extraction and accurate EMI prediction.

Experimental Results have shown that the proposed method is very effective and accurate in identifying and capturing EMI features in switching power converters. The method presented is not only limited to half-bridge converters. It can be applied to many different converter topologies, such as buck, boost and flyback converters with single-phase diode bridge front-end. This model contains the salient features of conducted EMI. It is convenient to use and gives adequate prediction of the EMI behavior in switching converters.

REFERENCES


R. Vimala received her B.E. degree in Electrical and Electronics Engineering from Periyar University, Government College of Engineering, Salem, Tamil Nadu, India, in 2003, and her M.E. degree in Power Electronics and Drives from Anna University, Government College of Technology, Coimbatore, India, in 2006. She is currently working toward her Ph.D. degree in Electrical Engineering. She is a member of Indian Society for Technical Education (ISTE). She is now an Associate Professor in the Department of Electrical and Electronics Engineering, PSNA College of Engineering and Technology, Dindigul, India. Her research interests include electromagnetic compatibility of power conversion, developing models for EMI characteristics prediction, EMI reduction techniques, and computer-aided circuit simulation.

K. Baskaran received his B.E. in Electrical and Electronics Engineering from Annamalai University, India, in 1989, his M.E. in Computer Science Engineering from Bharathiar University, India, in 2002, and his Ph.D. from Anna University - Chennai, India, in 2006. He is a member of IEEE and Indian Society for Technical Education (ISTE). He is now an Associate Professor in the Department of Computer Science and Engineering, Government College of Technology, Coimbatore, India. His research interests include Adhoc networks, network security, electrical system control, etc.

K. R. Aravind Britto received his B.E. in Electrical and Electronics Engineering from Madurai Kamaraj University, India, in 2003, and his M.E. in Applied Electronics from Anna University, India, in 2005. He is currently working toward his Ph.D. degree in Electrical Engineering. He is a member of Indian Society for Technical Education (ISTE). He is now an Associate Professor in the Department of Electronics and Communication Engineering, RVS College of Engineering and Technology, Dindigul, India. His research interests include electromagnetic compatibility, EMI characteristics prediction, EMI reduction techniques, etc.