Improved Power Quality IHQRR-BIFRED Converter Fed BLDC Motor Drive

Bhim Singh* and Vashist Bist†

*†Dept. of Electrical Engineering, Indian Institute of Technology Delhi, New Delhi, India

Abstract

This paper presents an IHQRR (Integrated High Quality Rectifier Regulator) BIFRED (Boost Integrated Flyback Rectifier Energy Storage DC-DC) converter fed BLDC (Brushless DC) motor drive. A reduced sensor topology is derived by utilizing a BIFRED converter to operate in a dual DCM (Discontinuous Conduction Mode) thus utilizing a voltage follower approach for the PFC (Power Factor Correction) and voltage control. A new approach for speed control is proposed using a single voltage sensor. The speed of the BLDC motor drive is controlled by varying the DC link voltage of the front end converter. Moreover, fundamental frequency switching of the VSI’s (Voltage Source Inverter) switches is used for the electronic commutation of the BLDC motor which reduces the switching losses in the VSI. The proposed drive is designed for a wide range of speed control with an improved power quality at the AC mains which falls within the recommended limits imposed by international power quality standards such as IEC 61000-3-2.

Key words: BIFRED Converter, BLDC motor, DCM, IHQRR, PFC, Power Quality

I. INTRODUCTION

Research on PFC (Power Factor Corrected) converters for attaining an improved power quality at the AC mains became popular after the stringent limits were imposed by international power quality standards such as IEEE-519 and IEC-61000-3-2 [1], [2]. Power quality indices such as PF (Power Factor), DPF (Displacement Power Factor), THD (Total Harmonic Distortion) and CF (Crest Factor) of the supply current are limited to within certain prescribed value by these standards for different classes of equipment [1], [2]. For drive applications i.e. class-A equipment (under 600 W, <16 A per phase), a power factor above 0.98 and a THD of the supply current below 5% is considered to be an acceptable limit to meet the requirements of IEC-61000-3-2 [2].

BLDC (Brushless DC) motors are becoming popular for the development of low and medium power equipment. They offer many advantages including a high torque and watt per unit of weight, a high efficiency, a high reliability, low noise levels and a long lifetime (since no brush and commutator are used) with the reduced EMI (Electromagnetic Interference) problems [3]-[6]. Hence they find application in many types of household equipment like washing machines, air conditioners, refrigerators, mixers, grinders, etc. Moreover, BLDC motors are also preferred in industrial equipment like power tools, positioning systems and actuators, electrical vehicles and medical equipment due to the above mentioned advantages [3]-[6]. BLDC motors are electronically commutated motors with three phase distributed windings on the stator and permanent magnets on the rotor [7]-[10]. They are powered by a DC source via a three-phase VSI (Voltage Source Inverter) with the switching signals of the switches based on the rotor position as sensed by Hall Effect sensors [10].

A BLDC motor fed by a DBR (Diode Bridge Rectifier) with a high DC link capacitor injects high amount of harmonics at the AC mains. The supply current drawn by such a configuration is peaky in nature, having a high THD (Total Harmonic Distortion), and results in a poor power factor. Many configurations are reported in the literature for the improvement of power quality at the AC mains for single phase and three phase supplies [11], [12]. Two stage converters have been in nominal practice which preferably includes a boost stage for PFC and a buck-boost stage for voltage control [13]. Single stage PFC converters are preferred over multi stage converters because of the requirement of two different controls and the high losses in multi stage converters [11], [12].

An IHQRR (Integrated High Quality Rectifier Regulator)

Manuscript received Sep. 24, 2012; revised Nov. 22, 2012
Recommended for publication by Associate Editor Jin Hur.
*Corresponding Author: vashist.bist@gmail.com
Tel: +91-11-2659-6225, Indian Institute of Technology Delhi
†Dept. of Electrical Engineering, Indian Institute of Technology Delhi, India
combines two converters for attaining an improved power quality at the AC mains [14]-[18]. The major advantages of a single switch in such converters include high efficiency (reduced switching losses) and performance that is similar to a single stage converter. A BIFRED (Boost Integrated Flyback Rectifier Energy Storage DC-DC) converter is an IHQRR which integrates a boost PFC stage with a flyback converter using a single switch. The boost converter working in DCM (Discontinuous Conduction Mode) operates as an inherent power factor corrector [11]. The flyback converter is allowed to work in DCM or CCM (Continuous Conduction Mode) depending upon the requirements. CCM operation requires a current multiplier approach using three sensors (2-voltage and 1-current) whereas a voltage follower approach is used for operation of the converter in DCM using a single voltage sensor [11], [12].

A requirement in the development of a high performance, low cost BLDC drive encourages the use of BIFRED converter as a front end converter for PFC and voltage control. The cost reduction of the drive is considered on account of using a reduced number of sensors. Moreover, reducing the switching losses in the VSI to increase the efficiency of the drive is also a major consideration. Finally, the performance of the proposed drive is analyzed for speed control with improved power quality at the AC mains.

II. PROPOSED BIFRED CONVERTER FED BLDC MOTOR DRIVE

Fig. 1 shows the proposed IHQRR-BIFRED converter based VSI fed BLDC motor drive using a single voltage sensor. A new approach for controlling the speed of the BLDC motor with the DC link voltage control is used [19]. The BIFRED converter is operated in dual DCM to achieve power factor correction and DC link voltage control by utilizing a voltage follower approach [18]. The integrated boost converter operating in DCM acts as an inherent power factor pre-regulator. Moreover, the flyback converter is also designed to work in DCM for voltage control. A high frequency MOSFET (Metal Oxide Semiconductor Field Effect Transistor) with an appropriate rating is used in the front end converter and IGBT’s (Insulated Gate Bipolar Transistor) are used in the VSI for low frequency operation. The losses in the VSI are reduced by using fundamental frequency switching of VSI’s switches to achieve electronic commutation of the BLDC motor. The proposed drive is designed for a wide range of speed control with an improved power quality at the AC mains.

III. OPERATION AND DESIGN OF THE BIFRED CONVERTER FED BLDC MOTOR DRIVE

An IHQRR-BIFRED converter is designed to operate in dual DCM. The current in the boost inductor \( L_i \) and the magnetizing inductance \( L_m \) of the HFT (High Frequency Transformer) become discontinuous in a switching period. The value of \( L_i \) and \( L_m \) are chosen such that the current in \( L_i \) becomes discontinuous before the current in \( L_m \) reaches zero for the dual DCM operation, as shown in Fig. 2 [18]. The operation of the BIFRED converter is classified into four different modes as shown below [14]-[18].

Mode A: In this mode, switch \( S_m \) is turned on such that the input current \( i_{m} \) flows through \( S_m \) and diode \( D_b \) to energize the boost inductor \( L_b \) as shown in Fig. 3 (a). The energy stored in blocking capacitor \( C_b \) is transferred to the magnetizing inductance of transformer \( L_m \). Diode \( D_r \) remains reversed biased and DC link capacitor \( C_d \) supplies the energy to the load which results in a reduction of the DC link voltage, as shown in Fig. 2.

Mode B: The switch \( S_r \) is turned off in this mode and the current flows through the boost inductor \( L_i \) and the magnetizing inductance \( L_m \) of the HFT, to charge the bulk capacitor \( C_b \) as shown in Fig. 3 (b). The energy stored in \( L_m \) is transferred to the output side via the HFT with diode \( D_b \) which is in the forward biased position to charge the DC link capacitor \( C_d \), hence the DC link voltage begins to increase in this mode, as shown in Fig. 2. At the end of this mode, the inductive energy of the boost inductor is completely discharged and current \( i_{m} \) (or \( i_{b} \)) becomes zero.

Mode C: Switch \( S_m \) remains in the turn off position and the remaining stored energy of \( L_m \) is transferred to the DC link capacitor \( C_d \) through the HFT, as shown in Fig. 3 (c). Hence the voltage across the DC link capacitor \( C_d \) increases. In this process diode \( D_r \) remains reverse biased so that the current cannot flow through the boost inductor \( L_i \). At the end of this mode the energy stored in the magnetizing inductance \( L_m \) is completely drained and the bulk capacitor \( C_b \) remains at its highest possible voltage.

Mode D: In this mode neither of the diodes \( D_r \) or \( D_b \) is conducting, as shown in Fig. 3 (d). The boost inductor \( L_i \) and the magnetizing inductance \( L_m \) do not have any stored energy.
Fig. 2. Waveforms showing different modes in DCM-DCM configuration of BIFRED converter.

Fig. 3. Different modes of operation of BIFRED converter.

Thus no transfer of energy through the HFT takes place and the required energy to the load is supplied by the DC link capacitor \( C_b \). Hence the voltage across the capacitor starts decreasing, as shown in Fig. 2.

The design of a BIFRED converter consists of designing and the selection of optimal value for the boost inductor \( L_b \), the turns ratio \( N_2/N_1 \) and the magnetizing inductance \( L_m \) of the HFT, the bulk capacitor \( C_b \) and the DC link capacitor \( C_d \). The EMI filter is also designed to eliminate the ill effect of the high switching frequency reflection in the supply system. A BIFRED converter depicts an isolated SEPIC (Single Ended Primary Inductor Converter) but with an extra diode \( D_b \) which allows the boost inductor to work independently in DCM as a power factor pre-regulator without disturbing the performance of the flyback converter for voltage control. Therefore, the design of a BIFRED converter is similar to that of an isolated SEPIC but with both \( L_b \) and \( L_m \) operating in DCM.

A 500W converter system is designed for controlling the DC link voltage from 40V to 130V for speed control. A single phase supply of 220V \( (V_i) \), 50Hz \( (f_i) \) is applied to the DBR.

The value of \( V_i \) is expressed and calculated as [13]:

\[
V_i = \frac{2 \sqrt{2} V_{i \text{AC}}}{\pi} = \frac{2 \sqrt{2} \times 220}{\pi} = 198 \text{V}
\]  

For an isolated SEPIC, which is a buck-boost configuration, the DC link voltage \( V_{dc} \) relation with the input voltage \( V_i \) (voltage across the DBR terminals) is given as [12]:

\[
V_{dc} = \frac{N_2}{N_1} D V_i
\]  

Using above equation (2), the duty ratio of the rated DC link voltage (i.e. 130V) is calculated for the turn’s ratio \( N_2/N_1 = 1:2 \) (since the desired output voltage is nearly half of the input voltage) as:

\[
D = \frac{N_2}{N_1} V_{dc} - \frac{1}{2} x 130 = \frac{1}{2} x 130 = 0.2471
\]

The expression for the boost inductor \( L_b \) to work in CCM is given as [12]:

\[
L_b = \frac{V_i D}{f_i \Delta I_m}
\]

where \( f_i \) is the switching frequency and \( \Delta I_m \) is the permitted ripple current in \( L_b \).

At critical conduction mode the current ripple is:

\[
\Delta I_m = 2 I_m
\]

Hence the critical value for the inductor to operate at the boundary of CCM and DCM is given and calculated as [12]:

\[
L_{ac} = \frac{V_i D}{2 f_i \Delta I_m} = \frac{198 \times 0.2471}{2 \times 45000 \times \left( \frac{500}{198} \right)} = 215.27 \mu \text{H}
\]

Now the value of the boost inductor to operate in DCM is evaluated using:

\[
L_b < L_{ac}
\]

Hence the value of \( L_b \) is selected using equation (6) as 150\( \mu \)H.

The critical value of the magnetizing inductance \( L_{mc} \) to operate at the boundary of CCM and DCM is given and calculated as [12]:

\[
L_{mc} = \frac{(1-D)^2 R_L}{2 D f_i \left( \frac{N_2}{N_1} \right)^2} = \frac{(1-0.2471)^2 \times \left( \frac{130}{500} \right)}{2 \times 0.2471 \times 45000 \times \left( \frac{1}{2} \right)} = 3.446 \text{mH}
\]

Hence to operate in a deep DCM, the value of the magnetizing inductance \( L_m \) is given as:

\[
L_m << L_{mc}
\]

The value of \( L_m \) is taken to be around 1/10th of \( L_{mc} \) to guarantee a DCM over a wide range of the DC link voltage control [20]. The selected value of \( L_m \) using equation (8) is as 350\( \mu \)H.

The expression and calculation of the bulk capacitor \( C_b \) for \( \Delta V_{C_b} \) (permitted ripple voltage in the bulk capacitor) taken as
5% of the peak input voltage is given as is given as [12]:

\[
V_{DC} = \frac{N_e}{N_i} \frac{130 \times 0.247 \times (\frac{1}{2})}{150} = 679.08 \text{mF}
\]

Hence the selected value for the bulk capacitor is 750nF.

The value of the DC link capacitor \(C_d\) for the DC link current \(I_{dc}\) and the permitted ripple voltage \(\Delta V_{dc}\) as 2% of the desired DC link voltage \(V_{dc}\) is given and calculated as [12]:

\[
C_d = \frac{I_{dc}}{2\Delta V_{dc}} = \frac{500}{2 \times 2 \times 50 \times 0.02 \times 10^3} = 2354.36 \mu \text{F}
\]

The input LC filter of the PFC converter is designed as given by Vlatkovic et.al. [21]. The maximum value of the filter capacitance \(C_{max}\) is given and calculated as [21]:

\[
C_{max} = \frac{2 \times 2 \times 50 \times 0.02 \times 10^3}{\tan(\theta)} = 574.5 \text{nF}
\]

where \(I_{peak}\) is the peak input current, \(V_{peak}\) is the peak input voltage and \(\theta\) is the displacement angle.

The value of the filter capacitance \(C_f\) is selected such that \(C_f\) is lower than \(C_{max}\). Hence the value of \(C_f\) is selected as 330nF.

The value of the DC link capacitor is selected as 4000 \(\mu \text{F}\) (to limit the DC link voltage ripple so that it is even less than 2%).

The input LC filter of the PFC converter is designed as given by Vlatkovic et.al. [21]. The maximum value of the filter capacitance \(C_{max}\) is given and calculated as [21]:

\[
C_{max} = \frac{1}{\omega_{peak} V_{peak}} \tan(\theta) = \frac{500}{314 \times 311} \tan(\theta) = 574.5 \text{nF}
\]

where \(I_{peak}\) is the peak input current, \(V_{peak}\) is the peak input voltage and \(\theta\) is the displacement angle.

The value of the filter capacitance \(C_f\) is selected such that \(C_f\) is lower than \(C_{max}\). Hence the value of \(C_f\) is selected as 330nF.

The expression for the calculation of the filter inductance \(L_f\) is given as [21]:

\[
L_f = \frac{1}{4\pi^2 f_c^2 C_f} = \frac{1}{4\pi^2 \left(45000 \text{Hz}\right)^2 x 330 \times 10^{-9}} = 3.79 \text{mH}
\]

where \(f_c\) is the cut-off frequency such that \(f_c = f/10\) [21]. Hence the filter inductance is selected as 4mH.

IV. CONTROL OF THE BIFRED CONVERTER FED BLDC MOTOR DRIVE

The function of the control unit of the BIFRED converter is to generate the PWM (Pulse Width Modulated) signals for switch \(S_a\) to control the DC link voltage at a desired value. An inherent power factor correction is achieved since the converter operates in DCM utilizing a voltage follower approach. The control scheme of the proposed BIFRED converter based VSI fed BLDC motor drive consists of a reference voltage generator, a voltage error generator, a voltage controller, and a PWM generator, as shown in Fig. 1.

A. Reference Voltage Generator

The reference DC link voltage \(V_{dc}^*\) is generated by multiplying the reference speed \(N^*\) with the motor’s voltage constant \(k\), as:

\[
V_{dc}^* = k \times N^*
\]

B. Voltage Error Generator

The reference DC link voltage \(V_{dc}^*\) is compared with the sensed DC link voltage \(V_{dc}\) to generate a voltage error signal \(V_e\). This voltage error signal is then given to the PI (Proportional-Integral) controller for the necessary control action. The error voltage \(V_e\) is given as:

\[
V_e = V_{dc}^* - V_{dc}
\]

C. Voltage Controller

A voltage PI controller produces a controlled output \(V_e\) from the voltage error \(V_e\) for the necessary control action. The controller output \(V_c\) at any sampling instant \(k\) is given as:

\[
V_c(k) = V_c(k-1) + K_p \left(V_e(k) - V_e(k-1)\right) + K_i \int V_e(k)
\]

where \(K_p\) and \(K_i\) represent the proportional and integral gains of the voltage PI controller, respectively.

D. PWM Generator

A PWM signal is generated by comparing the voltage controller output \(V_c\) with a high frequency saw-tooth waveform \(m_d(t)\). This PWM signal is given to the MOSFET of the BIFRED converter. The switching function is defined as:

\[
\text{If } m_d(t) < V_e(t) \text{ then } S_a = 1 \text{ else } S_a = 0
\]

where ‘1’ and ‘0’ represent the ‘on’ and ‘off’ conditions of the switch, respectively.

V. MODELING OF THE BIFRED CONVERTER FED BLDC MOTOR DRIVE

The modeling of the BLDC motor drive is classified into modeling of the BLDC motor, the VSI and the electronic commutation for the operation of the BLDC motor. The speed and current derivative equations of the BLDC motor are obtained to derive its mathematical model. The section “VSI” describes the voltage applied by the VSI to the BLDC motor in different switching states. Moreover, the switching sequence of the different switches of the VSI depending upon the rotor position as sensed by Hall sensors is given in the section “Electronic Commutation”. Fig. 4 shows the VSI fed BLDC motor drive.

A. BLDC Motor

For a three phase star connected BLDC motor, the per phase voltages \(V_{in_a}, V_{in_b}, V_{in_c}\) of the BLDC motor are given as [7, 22]:

\[
\begin{bmatrix}
V_{in_a} \\
V_{in_b} \\
V_{in_c}
\end{bmatrix} =
\begin{bmatrix}
1 & 0 & 0 \\
0 & 1 & 0 \\
0 & 0 & 1
\end{bmatrix}
\begin{bmatrix}
i_{in_a} \\
i_{in_b} \\
i_{in_c}
\end{bmatrix} +
\begin{bmatrix}
L & M & M \\
M & L & M \\
M & M & L
\end{bmatrix}
\begin{bmatrix}
i_{in_a} \\
i_{in_b} \\
i_{in_c}
\end{bmatrix}
\begin{bmatrix}
e_{in_a} \\
e_{in_b} \\
e_{in_c}
\end{bmatrix}
\]

where \(i_{in_a}, i_{in_b}, i_{in_c}\) are the phase currents, \(e_{in_a}, e_{in_b}, e_{in_c}\) are
the per phase back emf's, $R_s$ is the per phase resistance, $L$ and $M$ are the self and mutual inductances of the stator's winding, respectively, and $p$ is the differential operator.

For a three phase star connected BLDC motor:

$$i_n = i_b + i_c = 0$$  \hspace{1cm} (18)

The V-A relation obtained after substituting equation (18) into equation (17) is:

$$\begin{bmatrix} V_a \\ V_b \\ V_c \end{bmatrix} = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} i_a \\ i_b \\ i_c \end{bmatrix} + \begin{bmatrix} -L & 0 & 0 \\ 0 & L & 0 \\ 0 & 0 & -M \end{bmatrix} \begin{bmatrix} e_{a_n} \\ e_{b_n} \\ e_{c_n} \end{bmatrix}$$

Using equation (19), the currents derivative are obtained as:

$$\begin{bmatrix} i'_a \\ i'_b \\ i'_c \end{bmatrix} = \begin{bmatrix} 0 & 0 & L-M \\ 0 & 0 & 0 \\ L-M & 0 & 0 \end{bmatrix} \begin{bmatrix} V_a \\ V_b \\ V_c \end{bmatrix} - \begin{bmatrix} R & 0 & 0 \\ 0 & R & 0 \\ 0 & 0 & R \end{bmatrix} \begin{bmatrix} i_a \\ i_b \\ i_c \end{bmatrix} - \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} e_{a_n} \\ e_{b_n} \\ e_{c_n} \end{bmatrix}$$

The electromagnetic torque $T_e$ is given as [7, 22]:

$$T_e = \sum \frac{\lambda_x (x)}{w_x} e_x i_x$$  \hspace{1cm} (21)

where $\omega$ represents the rotor speed, $x$ represents phase $a$, $b$ or $c$ and $n$ represents the neutral terminal. This expression faces computational difficulty at zero speed. Hence to overcome this, $e_{a_n}$ is defined as [7, 22]:

$$e_{a_n} = f_{a_n} (\theta) \lambda_x \omega_x$$  \hspace{1cm} (22)

where $\lambda_x$ represents the flux and the functions $f_{a_n}(\theta)$ have the same shape as the back emf. Substituting equation (22) into equation (21):

$$T_e = \lambda_x \sum f_{a_n} (\theta) i_{a_n}$$  \hspace{1cm} (23)

The torque balance equation is given as [7, 22]:

$$T_e - T_i = J \frac{d\omega}{dt} + B \omega$$  \hspace{1cm} (24)

where $T_i$ is load torque, $J$ is the moment of inertia of the motor and $B$ is the frictional constant.

Using equation (24), the speed derivative is expressed as:

$$p_{o1} = \frac{(T_e - T_i - B\omega)}{J}$$  \hspace{1cm} (25)

And finally, as shown in Fig. 4, the neutral voltage $V_{n0}$ with respect to point ‘o’ is given as [22]:

$$V_{n0} = \{V_{a0} + V_{b0} + V_{c0} - (e_{a0} + e_{b0} + e_{c0})\} / 3$$  \hspace{1cm} (26)

Equations (17)-(26) shown above describes the dynamic model of the BLDC motor:

**B. Voltage Source Inverter**

From Fig. 4, the output voltage of the inverter of phase ‘a’ with respect to the potential at point ‘o’ is given as:

- $V_{a0} = V_{dc}/2$ for $S_1=1$
- $V_{a0} = -V_{dc}/2$ for $S_2=1$
- $V_{a0} = 0$ for $S_1=0, S_2=0$

where ‘1’ and ‘0’ represent the ‘on’ and ‘off’ conditions of the IGBT’s, respectively.

**C. Electronic Commutation**

The switching sequence of the VSI is the state of the switches for a particular rotor position of the BLDC motor as sensed by the Hall Effect position sensor. The turn on and turn off conditions of the IGBT’s are represented as ‘1’ or ‘0’, respectively. The switching sequence of the VSI for different positions of the rotor is shown in Table-I.

**VI. PERFORMANCE EVALUATION**

The performance of the proposed drive system is evaluated on the basis of various mechanical and electrical parameters of the BLDC motor and the front end BIFRED converter. The speed (N), the electromagnetic torque ($T_e$) and the stator current ($i_s$) of the BLDC motor are estimated for determining the performance of the BLDC motor. Whereas, the electrical parameters such as the DC link voltage ($V_{dc}$), the boost inductor current ($i_l$), the magnetizing current of the HFT ($i_{ms}$) and the voltage across the bulk capacitor ($V_{cs}$) are shown for the satisfactory performance of the BIFRED converter. Moreover, the supply voltage ($V_{b}$) and the supply current ($i_s$)
determine the performance in terms of the power quality of the drive. Parameters such as the THD (Total Harmonic Distortion), the DPF (Displacement Power Factor), the PF (Power Factor) and the CF (Crest Factor) of the supply current are used for the power quality assessment. The switch voltage ($v_{sw}$) and the switch current ($i_{sw}$) are also determined for deciding the rating of the MOSFET to be used for designing the BIFRED converter.

Fig. 5 shows the performance of the proposed drive at the rated DC link voltage and the rated load. The supply current obtained is sinusoidal and in phase with the supply voltage. The currents $i_{L1}$ and $i_{Lm}$ are discontinuous, as shown in Fig. 5, thus verifying the dual DCM operation of the BIFRED converter. The switch peak voltage and the peak current are around 700V and 22A, respectively. These are both quite acceptable for designing a 500W system. Table-II shows the performance of the proposed drive under speed control from 30V to 130V. The THD of supply current is found below 5% and the power factor is above 0.99 over the entire range of speed control. This is under the acceptable limits imposed by IEC 61000-3-2.

![Fig. 5. Performance of BIFRED converter fed BLDC motor drive at rated DC link voltage and rated load.](image)

Performance of the proposed drive system is also evaluated for dynamic conditions. Fig. 6 shows the performance during start-up and speed control, which is obtained quite satisfactory with smooth control. Fig. 7 shows the supply current and its harmonic spectrum at the rated voltage and the rated loading condition. The performance of drive is also evaluated while varying supply voltage from 170V-270V to demonstrate the satisfactory performance under practical situations and it is tabulated in Table-III.

The switch peak voltage ($v_{sw}$), the switch peak current ($i_{peak}$) and the switch rms current ($i_{rms}$) are tabulated in Table-IV for different loadings on the BLDC motor. The peak voltage and the peak current on the switch are used for determining the rating of the switch and the rms current flowing through the switch which decides the thermal rating of the heat sink to be

<table>
<thead>
<tr>
<th>$V_{dc}$ (V)</th>
<th>Speed (rpm)</th>
<th>THD of $I_s$ (%)</th>
<th>DPF</th>
<th>PF</th>
<th>$I_s$ (A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>230</td>
<td>3.28</td>
<td>0.9977</td>
<td>0.9972</td>
<td>1.006</td>
</tr>
<tr>
<td>40</td>
<td>460</td>
<td>3.08</td>
<td>0.9986</td>
<td>0.9981</td>
<td>1.222</td>
</tr>
<tr>
<td>50</td>
<td>690</td>
<td>2.86</td>
<td>0.9991</td>
<td>0.9987</td>
<td>1.431</td>
</tr>
<tr>
<td>60</td>
<td>910</td>
<td>2.62</td>
<td>0.9995</td>
<td>0.9992</td>
<td>1.635</td>
</tr>
<tr>
<td>70</td>
<td>1125</td>
<td>2.29</td>
<td>0.9997</td>
<td>0.9994</td>
<td>1.839</td>
</tr>
<tr>
<td>80</td>
<td>1340</td>
<td>1.84</td>
<td>0.9998</td>
<td>0.9996</td>
<td>2.046</td>
</tr>
<tr>
<td>90</td>
<td>1550</td>
<td>1.49</td>
<td>0.9999</td>
<td>0.9998</td>
<td>2.262</td>
</tr>
<tr>
<td>100</td>
<td>1770</td>
<td>1.38</td>
<td>1</td>
<td>0.9999</td>
<td>2.485</td>
</tr>
<tr>
<td>110</td>
<td>1980</td>
<td>1.3</td>
<td>1</td>
<td>0.9999</td>
<td>2.715</td>
</tr>
<tr>
<td>120</td>
<td>2190</td>
<td>1.27</td>
<td>1</td>
<td>0.9999</td>
<td>2.95</td>
</tr>
<tr>
<td>130</td>
<td>2420</td>
<td>1.25</td>
<td>0.9999</td>
<td>0.9998</td>
<td>3.236</td>
</tr>
</tbody>
</table>

![Fig. 6. Dynamic performance during starting and speed change of BIFRED converter fed BLDC motor drive.](image)
TABLE III
POWER QUALITY PARAMETERS OF PROPOSED SYSTEM WITH INPUT AC VOLTAGE VARIATION

<table>
<thead>
<tr>
<th>V_s (V)</th>
<th>THD of I_s (%)</th>
<th>DPF</th>
<th>PF</th>
<th>I_s (A)</th>
<th>CF</th>
</tr>
</thead>
<tbody>
<tr>
<td>170</td>
<td>0.82</td>
<td>0.9982</td>
<td>0.9982</td>
<td>4.12</td>
<td>1.414</td>
</tr>
<tr>
<td>180</td>
<td>0.88</td>
<td>0.9992</td>
<td>0.9992</td>
<td>3.913</td>
<td>1.414</td>
</tr>
<tr>
<td>190</td>
<td>0.97</td>
<td>0.9995</td>
<td>0.9995</td>
<td>3.7</td>
<td>1.414</td>
</tr>
<tr>
<td>200</td>
<td>0.99</td>
<td>0.9997</td>
<td>0.9997</td>
<td>3.509</td>
<td>1.414</td>
</tr>
<tr>
<td>210</td>
<td>1.14</td>
<td>0.9999</td>
<td>0.9998</td>
<td>3.339</td>
<td>1.414</td>
</tr>
<tr>
<td>220</td>
<td>1.25</td>
<td>0.9999</td>
<td>0.9998</td>
<td>3.236</td>
<td>1.414</td>
</tr>
<tr>
<td>230</td>
<td>1.27</td>
<td>1</td>
<td>0.9999</td>
<td>3.046</td>
<td>1.414</td>
</tr>
<tr>
<td>240</td>
<td>1.28</td>
<td>1</td>
<td>0.9999</td>
<td>2.916</td>
<td>1.414</td>
</tr>
<tr>
<td>250</td>
<td>1.4</td>
<td>1</td>
<td>0.9999</td>
<td>2.8</td>
<td>1.414</td>
</tr>
<tr>
<td>260</td>
<td>1.45</td>
<td>0.9999</td>
<td>0.9998</td>
<td>2.689</td>
<td>1.414</td>
</tr>
<tr>
<td>270</td>
<td>1.58</td>
<td>0.9998</td>
<td>0.9997</td>
<td>2.59</td>
<td>1.414</td>
</tr>
</tbody>
</table>

TABLE IV
VOLTAGE AND CURRENT STRESS ON SWITCH ON DIFFERENT LOADING CONDITION

<table>
<thead>
<tr>
<th>Load</th>
<th>V_p (V)</th>
<th>I_p (A)</th>
<th>I_rms (A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>680</td>
<td>13</td>
<td>0.48</td>
</tr>
<tr>
<td>20</td>
<td>680</td>
<td>14</td>
<td>0.54</td>
</tr>
<tr>
<td>30</td>
<td>680</td>
<td>15</td>
<td>0.62</td>
</tr>
<tr>
<td>40</td>
<td>690</td>
<td>16</td>
<td>0.76</td>
</tr>
<tr>
<td>50</td>
<td>690</td>
<td>17</td>
<td>0.812</td>
</tr>
<tr>
<td>60</td>
<td>690</td>
<td>18</td>
<td>0.919</td>
</tr>
<tr>
<td>70</td>
<td>690</td>
<td>19</td>
<td>1.06</td>
</tr>
<tr>
<td>80</td>
<td>700</td>
<td>20</td>
<td>1.14</td>
</tr>
<tr>
<td>90</td>
<td>700</td>
<td>21</td>
<td>1.27</td>
</tr>
<tr>
<td>100</td>
<td>700</td>
<td>22</td>
<td>1.485</td>
</tr>
</tbody>
</table>

designed. Fig. 8 shows the variation of the THD of the supply current and the power factor with the DC link voltage (Fig. 8 (a)) and the supply voltage (Fig. 8 (b)), respectively. The characteristics obtained show that the power quality indices are within the recommended limits by IEC 61000-3-2. Thus an improved power quality is achieved for a wide range of speed control and supply voltage variations.

VII. CONCLUSION

A BIFRED converter of an IHQRR family has been used for improved power quality operation of a BLDC motor drive. A BIFRED converter fed VSI based BLDC motor drive has been proposed for speed control using a single voltage sensor. A BIFRED converter operating in dual DCM has been utilized as a front end converter for power factor correction and DC link voltage control. The electronic commutation of the BLDC motor, which utilizes fundamental frequency switching of the VSI, has been used for obtaining reduced switching losses in the VSI. Improved power quality operation for a wide range of speed control has been obtained. It is under the recommended limits by international power quality standards such as IEC 61000-3-2. Satisfactory performance of the drive has also been obtained for varying supply voltages to demonstrate the behavior in practical situations. Moreover, the switch stress has also been analyzed for determining the switch rating and the size of heat sink. The proposed converter topology has been found to be suitable for the design of a high performance BLDC motor drive with improved power quality at the AC mains.

Fig. 7. AC mains current and its harmonic spectrum at rated voltage.

Fig. 8. THD of AC mains current and PF with varying DC link voltage (Fig. 8(a)) and varying supply voltage (Fig. 8(b)).
**APPENDIX**

BLDC Motor Rating:

- **Motor Rating:**
  - 4 pole, \( P_{\text{rated}} \) (Rated Power) = 0.5 HP (377 W), \( V_{\text{rated}} \) (Rated DC link Voltage) = 130 V, \( T_{\text{rated}} \) (Rated Torque) = 1.2 Nm, \( \omega_{\text{rated}} \) (Rated Speed) = 3000 rpm, \( K_b \) (Back EMF Constant) = 34 V/krpm, \( K_t \) (Torque Constant) = 0.32 Nm/A, \( R_{\text{ph}} \) (Phase Resistance) = 2.68 \( \Omega \), \( L_{\text{ph}} \) (Phase Inductance) = 5.31 mH, \( J \) (Moment of Inertia) = 1.3 kg-cm\(^2\).

**REFERENCES**

2. Limits for Harmonic Current Emissions (Equipment input current \( \leq 16 \) A per phase), International Standard IEC 61000-3-2, 2000.

**Bhim Singh** received his B.E. in Electrical Engineering from the University of Roorkee, Roorkee, India, in 1977, and his M.Tech. and Ph.D. from the Indian Institute of Technology Delhi (IIT Delhi), New Delhi, India, in 1979 and 1983, respectively. In 1983, he joined Department of Electrical Engineering, University of Roorkee, as a Lecturer, and in 1988 he became a Reader. In December 1990, he joined Department of Electrical Engineering, IIT Delhi, as an Assistant Professor. He became an Associate Professor in 1994 and a Professor in 1997. He has guided 39 Ph.D. dissertations, 120 M.E./M.Tech./M.S.(R) theses, and 60 BE/B.Tech. projects. His current research interests include power electronics, electrical machines and drives, renewable energy systems, active filters, FACTS, HVDC and power quality. Dr. Singh is a Fellow of the Indian National Academy of Engineering (INAE), the National Science Academy (NSc), the Institute of Electrical and Electronics Engineers (IEEE), the Institute of Engineering and Technology (IET), the Institution of Engineers (India) (IE(I)), and the Institution of Electronics and Telecommunication Engineers (IETE). He is also a Life Member of the Indian Society for Technical Education (ISTE), the System Society of India (SSI), and the National Institution of Quality and Reliability (NIQR).

**Vashist Bist** received his Diploma and B.E. in Instrumentation and Control Engineering from the Sant Longowal Institute of Engineering and Technology (SLIET), Longowal, Sangrur, Punjab, India, in 2007 and 2010, respectively. He is currently working towards his Ph.D. in the Department of Electrical Engineering, Indian Institute of Technology Delhi (IIT Delhi), New Delhi, India. His current research interests include power electronics, and electrical machines and drives.